CprE / ComS 583 Reconfigurable Computing Prof. Joseph Zambreno

Department of Electrical and Computer Engineering lowa State University

Lecture #21 - HW/SW Codesign







- Not possible to put everything in hardware due to limited resources
- Some code more appropriate for sequential implementation
- Desirable to allow for parallelization, serialization
- Possible to modify existing compilers to perform the task



- Shrink a board to a chip
- What CPUs do best:
 - Irregular code
 - Code that takes advantage of a highly optimized datapath
- What FPGAs do best:
 - Data-oriented computations
 - Computations with local control





































CprE 583 - Reconfigurable Compl

Lect-21.23

November 1, 2007



••• Summary

November 1, 2007

- Hardware/software codesign complicated and limited by performance estimates
- Algorithms not generally as good as human partitioning
- Other interesting issues include dual processors, special memory interfaces
- Will likely evolve at faster rate as compilers evolve

CprE 583 - Reconfi

Lect-21.25