CprE / ComS 583 Reconfigurable Computing

Prof. Joseph Zambreno Department of Electrical and Computer Engineering Iowa State University

Lecture #20 - Retiming

Quick Points

- HW #4 due today at 12:00pm
- Midterm, HW #3 graded by Wednesday
- Upcoming deadlines:
 - November 15 project status updates
 - December 4,6 project final presentations
 - December 14 project write-ups due

CprE 583 - Red





Variables – Features Can only be declared within processes and subprograms (functions & procedures) Initial value can be explicitly specified in the declaration When assigned take an assigned value immediately Variable assignments represent the desired

- Variable assignments represent the desired behavior, not the structure of the circuit
- Should be avoided, or at least used with caution in a synthesizable code

CprE 583 - Reconf

October 30, 2007







Assert Statements · Assert is a non-synthesizable statement whose purpose is to write out messages on the screen when problems are found during simulation • Depending on the severity of the problem, the simulator is instructed to continue simulation or halt Syntax: ASSERT condition [REPORT "message"] [SEVERITY severity_level]; The message is written when the condition is FALSE

Severity_level can be: Note, Warning, Error (default), or Failure

Lect-20.1

October 30, 2007

••• Array A	ttributes	
A'left(N)	left bound of index range of dimension N of	A
A'right(N)	right bound of index range of dimension N o	f A
A'low(N)	lower bound of index range of dimension N	of A
A'high(N)	upper bound of index range of dimension N	of A
A'range(N)	index range of dimension N of A	
A'reverse_range(N)	index range of dimension N of A	
A'length(N)	length of index range of dimension N of A	
A'ascending(N)	true if index range of dimension N of A	
	is an ascending range, false otherwise	
October 30, 2007	CprE 583 – Reconfigurable Computing	Lect-20.10

Subprograms

- · Include functions and procedures
- · Commonly used pieces of code
- Can be placed in a library, and then reused and shared among various projects
- Use only sequential statements, the same as processes

CprE 583 - Reconf

· Example uses:

October 30, 2007

- · Abstract operations that are repeatedly performed
- Type conversions

Functions – Basic Features

- · Always return a single value as a result
- Are called using formal and actual parameters the same way as components
- Never modify parameters passed to them
- Parameters can only be constants (including generics) and signals (including ports);
- Variables are not allowed; the default is a CONSTANT
- When passing parameters, no range specification should be included (for example no RANGE for INTEGERS, or TO/DOWNTO for STD_LOGIC_VECTOR)

CprE 583 - Reconfig

Are always used in some expression, and not called on their own

Lect-20.

•••	Function Syntax and Example	
FUN	ICTION function_name (<parameter_list>)</parameter_list>	
REI	URN data_type IS	
BEG	SIN	
(s	equential statements)	
END) function_name;	
FUN	ICTION f1	
(a,	b: INTEGER; SIGNAL c: STD_LOGIC_VECTOR)	
RET	URN BOOLEAN IS	
BEG	SIN	
(s	equential statements)	
END) f1;	
October 30	2007 CprE 583 – Reconfigurable Computing	Lect-20.13

Procedures – Basic Features Do not return a value Are called using formal and actual parameters the same way as components May modify parameters passed to them Each parameter must have a mode: IN, OUT, INOUT Parameters can be constants (including generics), signals (including ports), and variables The default for inputs (mode in) is a constant, the default for outputs (modes out and inout) is a variable When passing parameters, range specification should be included (for example RANGE for INTEGERS, and TO/DOWNTO for STD_LOGIC_VECTOR)

· Procedure calls are statements on their own

CprE 583 - Reconfigurable Compu

Lect-20.1

October 30, 2007

BEGIN (sequential statements) END p1;	Ocedure Syntax and Example DURE procedure_name (<parameter_list>) IS arations] ential statements) ocedure_name; DURE p1 n INTEGER; SIGNAL c: out STD_LOGIC) arations]</parameter_list>	 Outline Recap Retiming Performance Analysis Transformations Optimizations Covering + Retiming 	
BEGIN (sequential statements) END p1;	arations]		
ןבווט און,	lential statements)		
	·,		

Lect-20.17

••• Problem

October 30, 2007

- Given: clocked circuit
- **Goal**: minimize clock period without changing (observable) behavior
- *I.e.* minimize maximum delay between any pair of registers
- Freedom: move placement of internal registers

CprE 583 - Reconfigurable Comp

••• Other Goals

October 30, 2007

- · Minimize number of registers in circuit
- Achieve target cycle time
- Minimize number of registers while achieving target cycle time

CprE 583 - Reconfig

Lect-20















••• Optimal Retiming

- · There is a retiming of
 - graph G
 - w/ clock cycle c
 - iff G-1/c has no cycles with negative edge weights
- G- α = subtract α from each edge weight

CprE 583 - R





























••• Phase Ordering Problem

- · General problem we've seen before
 - E.g. placement don't know where connected neighbors will be if unplaced
 - Don't know effect/results of other mapping step

Lect-20.4

· In this case

October 30, 2007

- Don't know delay (what can be packed into LUT) if retime first
- · If not retime first
 - fragmention: forced breaks at bad places

CprE 583 - Rec

Observation #1 Retiming flops to input of (fanout free) subgraph is trivial (and always doable) Can cover *ignoring* flop placement Then retime LUTs to input





••• Summary

- Can move registers to minimize cycle time
- Formulate as a lag assignment to every node
- Optimally solve cycle time in O(|V||E|) time
- Can optimally solve
 - · LUT map for delay
 - Retiming for minimum clock period
 - Solving separately does not give optimal solution to problem

Lect-20.45