CprE / ComS 583 Reconfigurable Computing

Prof. Joseph Zambreno Department of Electrical and Computer Engineering Iowa State University

Lecture #16 - Introduction to VHDL I

• • Quick Points

- · Midterm was a semi-success
 - Right time estimate, wrong planet (Pluto?)
 - Everyone did OK
- HW #4 coming out on Thursday
 - · Work and submit as a project group
- · Resources for the next couple of weeks
 - Sundar Rajan, Essential VHDL: RTL Synthesis Done Right, 1997.
 - · VHDL tutorials linked on the course website

October 16, 2007

CprE 583 - Reconfigurable Computing

••• VHDL

- VHDL is a language for describing digital hardware used by industry worldwide
 - VHDL is an acronym for VHSIC (Very High Speed Integrated Circuit) Hardware Description Language
- · Developed in the early '80s
- Three versions in common use: VHDL-87, VHDL-93, VHDL-02

October 16, 200

CprE 583 – Reconfigurable Computing

Lect-16.3

VHDL v. Verilog VHDL Verilog Government Commercially Developed Ada based C based Strongly Type Cast Mildly Type Cast Difficult to learn Easier to Learn More Powerful Less Powerful

VHDL for Synthesis

VHDL for Specification

VHDL for Simulation

VHDL for Synthesis

Cocober 16, 2007

CprE 583 – Reconfigurable Computing

Lect-16.5

••• Outline

- Introduction
- VHDL Fundamentals
- Design Entities
- Libraries
- · Logic, Wires, and Buses
- VHDL Design Styles
- Introductory Testbenches

October 16, 2007

rE 583 – Reconfigurable Computing


1


Naming and Labeling VHDL is not case sensitive Example: Names or labels databus Databus DataBus DATABUS are all equivalent


```
Naming and Labeling (cont.)


General rules of thumb (according to VHDL-87)

1. All names should start with an alphabet character (a-z or A-Z)
2. Use only alphabet characters (a-z or A-Z) digits (0-9) and underscore (_)
3. Do not use any punctuation or reserved characters within a name (!,?,., &, +, -, etc.)
4. Do not use two or more consecutive underscore characters (_) within a name (e.g., Sel_A is invalid)
5. All names and labels in a given entity and architecture must be unique
```













ENTITY entity_name IS PORT (port_name : signal_mode signal_type; port_name : signal_mode signal_type; port_name : signal_mode signal_type); END entity_name; Cottober 16, 2007 CprE 563 - Reconfigurable Computing Lact-16, 13









Port Modes (cont.) The Port Mode of the interface describes the direction in which data travels with respect to the component In: Data comes in this port and can only be read within the entity. It can appear only on the right side of a signal or variable assignment Out: The value of an output port can only be updated within the entity. It cannot be read. It can only appear on the left side of a signal assignment Inout: The value of a bi-directional port can be read and updated within the entity model. It can appear on both sides of a signal assignment Buffer: Used for a signal that is an output from an entity. The value of the signal can be used inside the entity, which means that in an assignment statement the signal can appear on the left and right sides of the <= operator








Common Libraries IEEE


- - Specifies multi-level logic system, including STD_LOGIC, and STD_LOGIC_VECTOR data types
 Needs to be explicitly declared
- STD
 - Specifies pre-defined data types (BIT, BOOLEAN, INTEGER, REAL, SIGNED, UNSIGNED, etc.), arithmetic operations, basic type conversion functions, basic text i/o functions, etc.
 - Visible by default
- WORK
 - · Current designs after compilation
 - Visible by default





••• STD_LOGIC Demystified (cont.)


Value	Meaning
'X'	Forcing (Strong driven) Unknown
'0'	Forcing (Strong driven) 0
'1'	Forcing (Strong driven) 1
ʻZ'	High Impedance
'W'	Weak (Weakly driven) Unknown
'L'	Weak (Weakly driven) 0. Models a pull down.
'H'	Weak (Weakly driven) 1. Models a pull up.
	Don't Care
October 16, 2007	CprE 583 – Reconfigurable Computing Lect-16

••• Resolving Logic Levels											
		x	0	1	z	W	L	н	-		
	x	х	х	х	х	х	х	х	x		
	0	x	0	x	0	0	0	0	х		
	1	x	х	1	1	1	1	1	x		
	Z	x	0	1	Z	W	L	Н	x		
	W	x	0	1	W	W	W	W	x		
	L	x	0	1	L	W	L	W	x		
	H	x	0	1	H	W	W	H	х		
	-	x	x	X	x	х	x	x	х		
		•									
October 16, 2007 CprE 583 – Reconfigurable Computing											










Dataflow Descriptions Describes how data moves through the system and the various processing steps Dataflow uses series of concurrent statements to realize logic Concurrent statements are evaluated at the same time Order of these statements doesn't matter Dataflow is most useful style when series of Boolean equations can represent a logic


```
ARCHITECTURE dataflow OF xor3 IS
SIGNAL U1_out: STD_LOGIC;
BEGIN
U1_out <=A XOR B;
Result <=U1_out XOR C;
END dataflow;


A
B
C
C
Cocker 16, 2007


CprE 583 - Reconfigurable Computing


Lect-16, 31
```













Testbench Definition


- · Testbench applies stimuli (drives the inputs) to the Design Under Test (DUT) and (optionally) verifies expected outputs
- · The results can be viewed in a waveform window or written to a file
- · Since Testbench is written in VHDL, it is not restricted to a single simulation tool (portability)
- The same Testbench can be easily adapted to test different implementations (i.e. different architectures) of the same design


```
Testbench Anatomy
ENTITY tb IS
             -TB entity has no ports
ARCHITECTURE arch_tb OF tb IS
                       --Local signals and constants
  COMPONENT TestComp --All DUT component declarations
            PORT ( );
  END COMPONENT;
BEGIN
  testSequence: PROCESS
                               -- Input stimuli
  END PROCESS;
  DUT: TestComp PORT MAP();
                             -- Instantiations of DUTs
END arch_tb;
 October 16, 2007
                     CprE 583 - Reconfigurable Computing
```


Testbench for XOR3 LIBRARY ieee; USE ieee.std logic 1164.all; ENTITY xor3_tb IS ARCHITECTURE xor3_tb_architecture OF xor3_tb IS **COMPONENT xor3** A: IN STD_LOGIC; B: IN STD_LOGIC; C: IN STD LOGIC Result : **OUT** STD_LOGIC); END COMPONENT; -- Stimulus signals - mapped to the input and inout ports of tested entity SIGNAL test_vector: STD_LOGIC_VECTOR(2 DOWNTO 0); SIGNAL test_result : STD_LOGIC;














Loop Statement

Loop Statement

FOR i IN range LOOP statements END LOOP;

- · Repeats a Section of VHDL Code
 - Example: process every element in an array in the same way

October 16, 200

CprE 583 – Reconfigurable Computing

Lect-16.45

```
Testing: PROCESS
BEGIN

test_vector<="000";
FOR i IN 0 TO 7 LOOP
WAIT FOR 10 ns;
test_vector<=test_vector+"001";
END LOOP;
END PROCESS;

Cocober 16, 2007

Cptf 583-Reconfigurable Computing

Lect-16.46
```

```
Loop Statement Example (cont.)
```

```
Testing: PROCESS
BEGIN
    test_ab<="00";
    test_sel<="00";
    FOR i IN 0 TO 3 LOOP
        FOR j IN 0 TO 3 LOOP
        WAIT FOR 10 ns;
        test_ab<=test_ab+"01";
    END LOOP;
    test_sel<=test_sel+"01";
END LOOP;
END PROCESS;</pre>
```

October 16, 2007

prE 583 – Reconfigurable Computing

Lect-16.47