


CprE / ComS 583 Reconfigurable Computing

Prof. Joseph Zambreno
Department of Electrical and Computer Engineering
Iowa State University

Lecture #15 – Midterm Review

Project Proposals

- Group 01 – Real-time Ray-Tracing Scene Manager Architecture
- Scene data management
- Ray intersection calculation



October 9, 2007

CprE 583 – Reconfigurable Computing

Lect-15.2

Project Proposals (cont.)

- Group 02 – FPGA-based Emulation of an 8051 Microprocessor
- Memory controller
- Serial interface, ethernet interface




October 9, 2007

CprE 583 – Reconfigurable Computing

Lect-15.3

Project Proposals (cont.)

- Group 04 – A Prototype for Verifying Application Integrity and Checkpointing Execution
- Attack detection scheme
- Hardware-accelerated checkpointing scheme




October 9, 2007

CprE 583 – Reconfigurable Computing

Lect-15.4

Project Proposals (cont.)

- Group 05 – Implementation of the FP-Growth Algorithm using Reconfigurable Hardware
- Hardware implementation of systolic tree structure
- Benchmarking




October 9, 2007

CprE 583 – Reconfigurable Computing

Lect-15.5

Project Proposals (cont.)

- Group 06 – Real-time Audio Spectrography using FPGA
- High-speed FFT implementations
- FPGA interfacing with analog data



October 9, 2007

CprE 583 – Reconfigurable Computing

Lect-15.6

Project Proposals (cont.)

- Group 07 – True Random Bitstream Generator
- Interface with true random noise stream
- Real-time statistical analysis, bias correction



October 9, 2007 CprE 583 – Reconfigurable Computing Lect-15.7

Project Proposals (cont.)

- Group 08 – FAP: A Fast Analytical Placer for Large-Scale FPGA Designs

- Four-phase algorithm integration within VPR
- Benchmarking with real circuit designs

```


Algorithm 1 FAP: FPGA Placer for island-style designs
1: Phase 0: Partitioning for IO Assignment
2:   Perform a quad-partition of the circuit modules
3:   Assign the IO modules in each of the partitions to the corners
   of the chip associated with this partition
4:   Fix these IO modules at these locations
5: end
6: Phase 1: Quadratic Global Placement
7:   Solve initial quadratic program (QP)
8:   while logic module overlap > overlap-threshold do
9:     Spread the logic modules based on a local density gradient
10:    Calculate spreading forces based on the new coordinates
11:    Add spreading forces to QP formulation
12:    Solve the quadratic program
13:  end while
14: end
15: Phase 2: Local Refinement and IO Movement
16: region
17:   Perform width-length-driven local placement refinement
18:   Slide the IO modules along the periphery of the chip
   based on the position of the logic modules
19:   until modules are well spread over the placement region
20: end
21: Phase 3: Legalization and Detailed Placement
22:   Assign the logic and IO modules to legal slots in the
   placement region
23:   Locally swap modules to further optimize wirelength
24: end
    
```

October 9, 2007 CprE 583 – Reconfigurable Computing Lect-15.8

Project Proposals (cont.)

- Group 09 – Implementing the 2-D Wavelet Transform over Reconfigurable Platforms

- Wavelet function selection
- Fixed-point quantization analysis




October 9, 2007 CprE 583 – Reconfigurable Computing Lect-15.9

Project Proposals (cont.)

- Group 10 – Video Watermarking System for SD MPEG-2


- Software implementation for comparison
- DCT/iDCT computations on FPGA



October 9, 2007 CprE 583 – Reconfigurable Computing Lect-15.10

Project Proposals (cont.)

- Group 12 – Web Line-Array Sensor
- Conveyor-line control
- Computer vision techniques



October 9, 2007 CprE 583 – Reconfigurable Computing Lect-15.11


Project Proposals (cont.)

- Reminders:
 - 11/15 – Project Updates (10 minutes)
 - 12/4-12/6 – Final Presentations (25 minutes)
 - 12/14 – Final Reports

October 9, 2007 CprE 583 – Reconfigurable Computing Lect-15.12

Midterm Review

Using the Silicon



October 9, 2007 CprE 583 – Reconfigurable Computing Lect-15.13


What is Reconfigurable Computing?

- In its current usage, the term reconfigurable computing refers to some form of *hardware programmability*
 - Hardware that can be customized using some physical control points
 - Goal: to *adapt* at the logic level to solve *specific* problems
- Some other definitions:
 - (1) systems incorporating some form of hardware programmability – customizing how the hardware is used using a number of physical control points [Compton, 2002]
 - (2) computing via a post-fabrication and spatially programmed connection of processing elements [Wawrzynek, 2004]
 - (3) general-purpose custom hardware [Goldstein, 1998]

October 9, 2007 CprE 583 – Reconfigurable Computing Lect-15.14

FPGA Technology


- Various FPGA programming technologies (Anti-fuse, (E)EPROM, Flash, SRAM):



- SRAM most popular

October 9, 2007 CprE 583 – Reconfigurable Computing Lect-15.15

Computational Density (Qualitative)




- FPGAs can complete more work per unit time than a processor or DSP:
 - Less instruction overhead
 - More active computation onto the same silicon area (allows for more parallelism)
 - Can control operations at the bit level (as opposed to word level)

October 9, 2007 CprE 583 – Reconfigurable Computing Lect-15.16

Generic FPGA Architecture

- FPGA = Field-Programmable Gate Array**


- Input/Output Buffers (IOBs)
- Configurable Logic Blocks (CLBs)
- Programmable interconnect mesh



Island-style FPGA architecture

October 9, 2007 CprE 583 – Reconfigurable Computing Lect-15.17

LUT-based Logic Element




- Each LUT operates on four one-bit inputs
- Output is one data bit
- Can perform any Boolean function of four inputs
- $2^4 = 65536$ functions (4096 patterns)

- The basic logic element can be more complex
- Coarse v. Fine* grained
- Contains some sort of programmable interconnect

October 9, 2007 CprE 583 – Reconfigurable Computing Lect-15.18


Architectural Issues [AhmRos04A]



- What values of N , I , and K minimize the following parameters?
 - Area
 - Delay
 - Area-delay product
- Assumptions
 - All routing wires length 4
 - Fully populated IMUX
 - Wiring is half pass transistor, half tri-state

Switch Boxes


- F_s – connections offered per incoming wire
- *Universal* switchbox can connect any set of inputs to their target output channels simultaneously
 - Build-able with $F_s = 3$
 - Xilinx XC4000 switchbox is $F_s = 3$ but not universal




- Read [ChaWon96A] for more details

FPGA Memory Resources

- Individual LUTs can be programmed as 16x1 RAMs and combined to form larger memory structures
- Block Select+RAM – dedicated blocks of on-chip, true dual port read/write synchronous RAM
 - 4Kb (later 18Kb, 36Kb) of RAM with different aspect ratios
 - Faster, less flexible than distributed RAM using LUTs




Example FPGA: Xilinx Virtex-II




FPGA Arithmetic

- Traditional microprocessors, DSPs, etc. don't use LUTs
- Instead use a w -bit Arithmetic and Logic Unit (ALU)
 - Carry connections are hard-wired
 - No switches, no stubs, short wires



FPGA Arithmetic (cont.)

- Hard-wired carry logic support



Altera FLEX 8000

Xilinx XCV4000

Arithmetic (cont.)

- Carry save multiplication

October 9, 2007 CprE 583 – Reconfigurable Computing Lect-15.25

LUT-Based Constant Multipliers

$$\begin{array}{r}
 10101011 \\
 \times \text{NNNNNNNN} \\
 \hline
 \text{AAAAAAAAAAAA} \quad (N * 1011 \text{ (LSN)}) \\
 + \text{BBBBBBBBBBBB} \quad (N * 1010 \text{ (MSN)}) \\
 \hline
 \text{SSSSSSSSSSSSSS} \quad \text{Product}
 \end{array}$$

- Constants can be changed in the LUTs to program new multipliers

October 9, 2007 CprE 583 – Reconfigurable Computing Lect-15.26

Systolic Architectures

- Goal – general methodology for mapping computations into hardware (spatial computing) structures
- Composition:
 - Simple compute cells (e.g. add, sub, max, min)
 - Regular interconnect pattern
 - Pipelined communication between cells
 - I/O at boundaries

October 9, 2007 CprE 583 – Reconfigurable Computing Lect-15.27

Finite Impulse Response

- Sequential
 - Memory bandwidth per output – $2k+1$
 - $O(k)$ cycles per output
 - $O(1)$ hardware
- Systolic
 - Memory bandwidth per output – 2
 - $O(1)$ cycles per output
 - $O(k)$ hardware

October 9, 2007 CprE 583 – Reconfigurable Computing Lect-15.28

Matrix-Vector Product

$t = 4$	a_{41}	a_{23}	a_{23}	a_{14}	-
$t = 3$	a_{31}	a_{22}	a_{13}	-	-
$t = 2$	a_{21}	a_{12}	-	-	-
$t = 1$	a_{11}	-	-	-	-


October 9, 2007 CprE 583 – Reconfigurable Computing Lect-15.29

Splash 1 Architecture

October 9, 2007 CprE 583 – Reconfigurable Computing Lect-15.30


Other Multi-FPGA Topologies

- Crossbar topology:
 - Devices A-D are routing only
 - Gives predictable performance
 - Potential waste of resources for near-neighbor connections



October 9, 2007 CprE 583 – Reconfigurable Computing Lect-15.31


FPGA-based Router



- FPX module contains two FPGAs
- NID – network interface device
 - Performs data queuing
- RAD – reprogrammable application device
 - Specialized control sequences

October 9, 2007 CprE 583 – Reconfigurable Computing Lect-15.32


Logic Emulation



- Emulation takes a sizable amount of resources
- Compilation time can be large due to FPGA compiles


October 9, 2007 CprE 583 – Reconfigurable Computing Lect-15.33

ASAP and ALAP Schedules



October 9, 2007 CprE 583 – Reconfigurable Computing Lect-15.34

Recursive Partitioning



October 9, 2007 CprE 583 – Reconfigurable Computing Lect-15.35

Next Steps

- VHDL for synthesis
- Non-conventional reconfigurable architectures
- HW/SW codesign / high-level compilation
- Other topics?
 - Second course survey next week
 - Provide general feedback, suggest additional topics

October 9, 2007 CprE 583 – Reconfigurable Computing Lect-15.36

••• | Midterm Exam

- Three questions
 - Review
 - Analysis
 - Extension
- Any paper mentioned in class is fair game
- Due in 1 week (10/16 – 12:00pm)
 - No class on Thursday!
- Some restrictions:
 - Work alone
 - Can ask if something is unclear (“what does this mean?” questions, not “how do I do this?” questions)
 - No late submissions – strict WebCT deadline

October 9, 2007

CprE 583 – Reconfigurable Computing

Lect-15.37