••• CprE / ComS 583 Reconfigurable Computing

Prof. Joseph Zambreno Department of Electrical and Computer Engineering Iowa State University

Lecture #14 - FPGA Design Automation

Quick Points

- Course Deadlines
 - Project proposals Sunday, September 30
 Not all groups accounted for
 - HW #3 Tuesday, October 9
 - Midterm Tuesday, October 16

CprE 583 - Re

- Assigned next week Tuesday (following conceptual review in class)
- Short, not a homework
- Work individually

Synthesis syn-the-sis (sin'thu-sis) n. – the combining of the constituent elements of separate material or abstract entities into a single or unified entity For hardware, the "abstract entity" is a circuit description "Unified entity" is a hardware implementation Hardware compilation (but not really)

FPGA Synthesis The term "synthesis" has become overloaded in the FPGA world Examples: System synthesis Behavioral / high-level / algorithmic synthesis RT-level synthesis Logic synthesis Physical synthesis Our usage: FPGA synthesis = behavioral synthesis + logic synthesis + physical synthesis

CprE 583 – Reconfigurable Computi

• Logic Synthesis

- Input Boolean description
- Goal to develop an optimized circuit representation based on the logic design
 - Boolean expressions are converted into a circuit representation (gates)
 - Takes into consideration speed/area/power requirements of the original design
- For FPGA, need to map to LUTs instead of logic gates (technology mapping)
 Coder 4 2007
 Code 983 - Reconstructed Connoute

• Behavioral Synthesis

- Inputs
 - Control and data flow graph (CDFG)
 - Cell library
 - Ex: fast adder, slow adder, multiplier, etc.
 - Speed/area/power characteristics
 - Constraints
 - Total speed/area/power
- Output
 - · Datapath and control to implement

























•••	Place and Route Report					
<pre>Timing Score: 0 Asteriak (*) preceding a constraint indicates it was not met. This may be due to a setup or hold violation.</pre>						
Constraint			Requested	Actual	Logic Levels	
TS_0 HIG	lk = PERIOD TIMEGRP "clk" 11.765 1 50%	5 ns 	11.765ns	11.622ns	13	
OFF	SET = OUT 11.765 ns AFTER COMP "c	:1k"	11.765ns	11.491ns	1	
OFF	SET = IN 11.765 ns BEFORE COMP "c	:1k"	11.765ns	11.442ns	2	
October	October 4, 2007 CprE 583 – Reconfigurable Computing				Lect-14.19	

Configuration

- Once a design is implemented, you must create a file that the FPGA can understand
 - This file is called a bit stream: a BIT file (.bit extension)
- The BIT file can be downloaded directly to the FPGA, or can be converted into a PROM file which stores the programming information









Behavioral Synthesis

October 4, 2007

- Sequential operation is not the most abstract description of behavior
- We can describe behavior without assigning operations to particular clock cycles
- High-level synthesis (behavioral synthesis) transforms an unscheduled behavior into a register-transfer behavior













••• Choices During Behavioral Synthesis

- Scheduling determines number of clock cycles required
- Binding determines area, cycle time
- Area tradeoffs must consider shared function units vs. multiplexers, control
- Delay tradeoffs must consider cycle time vs. number of cycles

CprE 583 - Red

Lect-14.3



- As-soon-as-possible (ASAP) schedule puts every operation as early in time as possible
 As-late-as-possible (ALAP) schedule puts
- every operation as late in schedule as possible
- Many schedules exist between ALAP and ASAP extremes







Placement and Routing

- · Two critical phases of layout design:
 - Placement of components on the chip
 - Routing of wires between components

CprE 583 - Red

· Placement and routing interact, but separating layout design into phases helps us understand the problem and find good solutions

Placement Metrics

- · Quality metrics for layout:
 - Area
 - Delay
 - Power

ber 4, 2007

- · Area and delay determined partly by wiring
- How do we judge a placement without wiring?
 - Estimate wire length without actually performing routing

Lect-14.3

Design time may be important for FPGAs

CprE 583 - Reconfig









Placement Techniques

- Can construct an initial solution, improve an existing solution
- Pairwise interchange is a simple improvement metric:
 - Interchange a pair, keep the swap if it helps wire length
 - Some heuristic determines which two components to swap

CprE 583 - Recon

Placement by Partitioning

er 4, 2007

- Works well for components of fairly uniform size
- Partition netlist to minimize total wire length using **min-cut** criterion
- Partitioning may be interpreted as 1-D or 2-D layout

CprE 583 - Red











• Automated routing tools have to solve problems of comparable complexity on every leading-edge chip

CprE 583 - Reconf

Routing Sub-Problems

- Shortest Path (two-pin nets O(N₃))
- Steiner Tree (easy for *n*-pin where *n* <= 5; NPcomplete in general)
- Compatibility (NP-complete)









Placement and Routing Summary ••

- Placement
 - Placement Placement and clustering of modules critically important for subsequent routing step Often initial placement performed and then iteratively improved Mincut partitioning approaches sometimes used for initial placement Can benefit from simulated annealing approaches, given an accurate cost function

Routing

October 4, 2007

- Routing a difficult problem based on device size, complexity
- Hard part of routing is the compatibility problem
- Can be attacked using iterative or simulated annealing approaches

Lect-14.55

CprE 583 - Reconfigurable Computing