


# CprE / ComS 583 Reconfigurable Computing

Prof. Joseph Zambreno  
Department of Electrical and Computer Engineering  
Iowa State University

Lecture #9 – Applications II


## Recap – FPGA-Based Router (FPX)



- FPX module contains two FPGAs
- NID – network interface device
  - Performs data queuing
- RAD – reprogrammable application device
  - Specialized control sequences


September 18, 2007 CprE 583 – Reconfigurable Computing Lect-09.2

## Recap – Classification Architecture



September 18, 2007 CprE 583 – Reconfigurable Computing Lect-09.3

## Recap – The Wrapper Concept



September 18, 2007 CprE 583 – Reconfigurable Computing Lect-09.4

## Outline

- **Recap**
- Cryptography on FPGA Platforms
  - Introduction to cryptography
  - Motivation
- Applications
  - Secure hashing
  - Symmetric-key cryptography
  - Random number generation

September 18, 2007 CprE 583 – Reconfigurable Computing Lect-09.5

## Introduction to Cryptography

- *Encryption* is the process of encoding a message such that its meaning is not obvious
- *Decryption* is the reverse process, i.e., transforming an encrypted message to its original form



- We denote plaintext by P and ciphertext by C
- $C = E(P)$ ,  $P = D(C)$  and  $P = D(E(P))$ , where E() is the encryption function (algorithm) and D() the decryption function

September 18, 2007 CprE 583 – Reconfigurable Computing Lect-09.6

## Terminology

- *Encrypt, encode, encipher* are interchangeable in the context of cryptography
- Same with *decrypt, decode, and decipher*
- *Cryptographer* – goal is to use encryption to conceal information
- *Cryptanalyst* – goal is to break the encryption
- *Cryptologist* – researches into both encryption and decryption (both cryptography and cryptanalysis)
- An encryption algorithm is *breakable* if given enough time/memory a cryptanalyst can determine the key
  - Algorithm in this context includes the key
  - Is all encryption breakable?


September 18, 2007

CprE 583 – Reconfigurable Computing

Lect-09.7

## Kerckhoff's Principle

- How do you prevent an eavesdropper from computing P, given C?
  - Keep the encryption algorithm E() secret
    - Is this a good idea?
  - Choose E() (and corresponding D()) from a large collection, based on secret key
    - Kerckhoff's principle: assume that the potential cryptanalyst knows everything but the key



$$C = E(K, P) \text{ and } P = D(K, C)$$

September 18, 2007

CprE 583 – Reconfigurable Computing

Lect-09.8

## Motivation

- Cryptography is a powerful tool for protecting systems against many types of security threats
- Cryptographic functionality is needed for almost every type of computing platform:
  - From embedded devices to parallel machines
  - Wide range of area and performance requirements
- FPGA technology has become a popular target for implementing cryptographic ciphers
  - Hardware can greatly accelerate the performance of the individual operations required
  - More effective development process than that for ASICs (faster, cheaper)
  - Reconfigurable nature offers additional advantages (algorithmic agility, upload, modification)


September 18, 2007

CprE 583 – Reconfigurable Computing

Lect-09.9

## Application – Authentication Codes

- Authentication codes provide assurance that message has not been tampered with and has indeed originated from a specific source
  - Independent of encryption
- *Impersonation Attack*: Oscar introduces a message into the channel, hoping to have it accepted as authentic by Bob
- *Substitution Attack*: Oscar observes a message Y' in the channel which he intercepts and replaces by another message Z' hoping to have it accepted as authentic by Bob




September 18, 2007

CprE 583 – Reconfigurable Computing

Lect-09.10

## Signing With Message Digests

- A message digest (or hash) function is a one-way function which produces a fixed length vector of an input block x of arbitrary length
  - A fixed length "fingerprint" of a message
- Instead of signing message, sign the message digest




September 18, 2007

CprE 583 – Reconfigurable Computing

Lect-09.11

## Hash Algorithm Structure



IV = Initial value  
 CV<sub>i</sub> = chaining variable  
 Y<sub>i</sub> = i<sup>th</sup> input block  
 f = compression algorithm

L = number of input blocks  
 n = length of hash code  
 b = length of input block

September 18, 2007

CprE 583 – Reconfigurable Computing

Lect-09.12

## Secure Hash Algorithm (SHA)


- SHA originally designed by NIST & NSA in 1993
- Revised in 1995 as SHA-1 (NIST FIPS 180-1)
- Based on design of MD4
- Produces 160-bit hash values
- Recent 2005 analysis on security of SHA-1 have raised concerns on its use in future applications
- NIST issued revision FIPS 180-2 in 2002
  - Adds 3 additional versions of SHA (SHA-256, SHA-384, SHA-512)
  - Designed for compatibility with increased security provided by the AES cipher
  - Structure and detail is similar to SHA-1

September 18, 2007

CprE 583 – Reconfigurable Computing

Lect-09.13

## SHA-512 Overview



September 18, 2007

CprE 583 – Reconfigurable Computing

Lect-09.14

## SHA-512 Compression Function


- Heart of the algorithm
- Processing message in 1024-bit blocks
- Consists of 80 rounds
  - Updating a 512-bit buffer
  - Using a 64-bit value  $W_t$  derived from the current message block
  - A round constant  $K_t$  that represents the first 64 bits of the fractional parts of the cube root of first 80 prime numbers

September 18, 2007

CprE 583 – Reconfigurable Computing

Lect-09.15

## SHA-512 Round Function




September 18, 2007

CprE 583 – Reconfigurable Computing

Lect-09.16

## 1 Gbps SHA-512 Implementation

- Partial unrolling (5 rounds), pipelining
- 1 Gbps on Virtex-E FPGAs
- See [LieGre04A] for details



September 18, 2007

CprE 583 – Reconfigurable Computing

Lect-09.17

## Application – Private-Key Crypto

- The Advanced Encryption Standard (AES) is becoming the block cipher of choice for private-key cryptography
- Implementing AES on FPGA hardware has been looked at in some depth:
  - Approximately 50 unique research implementations!
  - Various commercial cores (Actel, Helion Tech, Amphion, etc.)
- Approach taken – an exploration of the decisions that lead to area/delay tradeoffs in an AES FPGA implementation
- End result – pareto optimal designs in terms of throughput, latency, and area efficiency


September 18, 2007

CprE 583 – Reconfigurable Computing

Lect-09.18

## General Approach [ZamNgu04A]

- Top-down design methodology incorporates decisions at several levels:
  - Inter-round layout
  - Intra-round layout
  - Technology mapping



September 18, 2007

CprE 583 – Reconfigurable Computing

Lect-09.19

## General Approach (cont.)

- General approach applied to an AES FPGA design targeting the Xilinx Virtex-II architecture
  - Familiarity with architecture and toolflow
  - All designs fit on Xilinx XC2V4000 or better
- Implemented using a single VHDL core with user directives driving the optimizations
- Results presented for AES-128E
  - Longer keys only require additional rounds
  - Decryption algorithm very similar to encryption

September 18, 2007

CprE 583 – Reconfigurable Computing

Lect-09.20

## Overview of AES


- In 1997 NIST announced an open competition for cipher designers to replace the aging Data Encryption Standard (DES)
  - 15 submissions
  - Publicly evaluated based on security, simplicity, and suitability for implementing in hardware and software
- Rijndael algorithm developed by Vincent Rijmen and Joan Daemen – selected as winner in 2000
- AES is Rijndael restricted to 128-bit blocks and keys of 128, 192, or 256 bits

September 18, 2007

CprE 583 – Reconfigurable Computing

Lect-09.21

## AES-128E Algorithm



September 18, 2007

CprE 583 – Reconfigurable Computing

Lect-09.22

## Overview of AES (cont.)

- 128-bit input is copied into a two-dimensional (4x4) byte array referred to as the *state*
  - Round transformations operate on the state array
  - Final state copied back into 128-bit output
- AES makes use of a non-linear substitution function that operates on a single byte
  - Can be simplified as a look-up table (*S-box*)


01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F	10
11	12	13	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F	20
21	22	23	24	25	26	27	28	29	2A	2B	2C	2D	2E	2F	30
31	32	33	34	35	36	37	38	39	3A	3B	3C	3D	3E	3F	40
41	42	43	44	45	46	47	48	49	4A	4B	4C	4D	4E	4F	50
51	52	53	54	55	56	57	58	59	5A	5B	5C	5D	5E	5F	60
61	62	63	64	65	66	67	68	69	6A	6B	6C	6D	6E	6F	70
71	72	73	74	75	76	77	78	79	7A	7B	7C	7D	7E	7F	80
81	82	83	84	85	86	87	88	89	8A	8B	8C	8D	8E	8F	90
91	92	93	94	95	96	97	98	99	9A	9B	9C	9D	9E	9F	A0
A1	A2	A3	A4	A5	A6	A7	A8	A9	AA	AB	AC	AD	AE	AF	B0
B1	B2	B3	B4	B5	B6	B7	B8	B9	BA	BB	BC	BD	BE	BF	C0
C1	C2	C3	C4	C5	C6	C7	C8	C9	CA	CB	CC	CD	CE	CF	D0
D1	D2	D3	D4	D5	D6	D7	D8	D9	DA	DB	DC	DD	DE	DF	E0
E1	E2	E3	E4	E5	E6	E7	E8	E9	EA	EB	EC	ED	EE	EF	F0
F1	F2	F3	F4	F5	F6	F7	F8	F9	FA	FB	FC	FD	FE	FF	

September 18, 2007

CprE 583 – Reconfigurable Computing

Lect-09.23

## AES-128E Modules: SubBytes



- S-box transformation performed independently on each byte of the state

September 18, 2007

CprE 583 – Reconfigurable Computing

Lect-09.24

### ••• AES-128E Modules: ShiftRows

- Bytes in the last three rows of the state are shifted cyclically over variable offsets

September 18, 2007 CprE 583 – Reconfigurable Computing Lect-09.25

### ••• AES-128E Modules: MixColumns

- Modulo polynomial-basis multiplication performed on each column of the state
- Can be simplified as series of AND and XOR operations

September 18, 2007 CprE 583 – Reconfigurable Computing Lect-09.26

### ••• AES-128E Modules: AddRoundKey

- Words from the round-specific key are XORed into columns of the state

September 18, 2007 CprE 583 – Reconfigurable Computing Lect-09.27

### ••• AES-128E Modules: KeyExpansion

- Initial 128-bit key is converted into separate keys for each of the 10 required rounds
- Consists of Sbox transformations and some XORs

September 18, 2007 CprE 583 – Reconfigurable Computing Lect-09.28

### ••• Design Decisions

- Online/offline key generation
- Inter-round layout decisions
  - Round unrolling
  - Round pipelining
- Intra-round layout decisions
  - Transformation pipelining
  - Transformation partitioning
- Technology mapping decisions
  - S-box synthesis as Block SelectRAM, distributed ROM primitives, or logic gates

September 18, 2007 CprE 583 – Reconfigurable Computing Lect-09.29


### ••• Round Unrolling / Pipelining

- Unrolling* replaces a loop body (round) with  $N$  copies of that loop body
- AES-128E algorithm is a loop that iterates 10 times –  $N \in [1, 10]$ 
  - $N = 1$  corresponds to original looping case
  - $N = 10$  is a fully unrolled implementation
- Pipelining* is a technique that increases the number of blocks of data that can be processed concurrently
  - Pipelining in hardware can be implemented by inserting registers
  - Unrolled rounds can be split into a certain number of pipeline stages
- These transformations will increase throughput but increase area and latency

September 18, 2007 CprE 583 – Reconfigurable Computing Lect-09.30

### Round Unrolling / Pipelining (cont.)

Unrolling factor = 10  
Round pipelining = ON



September 18, 2007

CprE 583 - Reconfigurable Computing

Lect-09.31

### Transformation Partitioning

- FPGA maximum clock frequency depends on critical logic path
  - Inter-round transformations can't improve critical path
  - Individual transformations can be pipelined with registers similar to the rounds
- Transformations that are part of the maximum delay path can be partitioned and pipelined as well
- Can result in large gains in throughput with only minimal area increases


September 18, 2007

CprE 583 - Reconfigurable Computing

Lect-09.32

### Partitioning / Pipelining (cont.)

Transformation pipelining = ON  
Transformation partitioning = ON



September 18, 2007

CprE 583 - Reconfigurable Computing

Lect-09.33

### S-box Technology Mapping

- With synthesis primitives, can map the S-box lookup tables to different hardware components
- Two S-boxes can fit on a single Block SelectRAM

```
constant Ssynromstyle: string := "select_rom"; -- {logic, select_rom}
entity Sbox is
    port(BYTE_IN : in std_logic_vector(7 downto 0);
         BYTE_OUT : out std_logic_vector(7 downto 0));
    attribute syn_romstyle : string;
    attribute syn_romstyle of BYTE_OUT : signal is Ssynromstyle;
end Sbox;
-- Sample VHDL code
...
```

September 18, 2007

CprE 583 - Reconfigurable Computing

Lect-09.34

### Experimental Setup

- FPGA target – Xilinx XC2V4000
  - Medium-sized member of the Virtex-II device family
  - 5760 CLBs (equivalent to 23040 slices)
  - 120 Block SelectRAM modules, each can hold up to 18 Kbits of data
- Synplify Pro 7.2.1 from Synplicity used for synthesis
- ISE 5.2i from Xilinx used for the place-and-route and timing analysis

September 18, 2007

CprE 583 - Reconfigurable Computing

Lect-09.35

### Experimental Setup (cont.)

- For each design we measured:
  - Maximum possible clock rate –  $f_{clk}$
  - Number of utilized slices –  $N_{slice}$
  - Number of utilized SelectRAMs –  $N_{bram}$
- From these base statistics we calculated maximum throughput ( $T_{put}$ ) and the latency to encrypt a single block ( $Lat$ )
- Some idea about the area efficiency can be obtained by analyzing the following metric:

$$Eff = T_{put} / N_{slice}$$

measured in throughput rate (bps) per slice

September 18, 2007

CprE 583 - Reconfigurable Computing

Lect-09.36

## Area and Performance Results

- Each design is labeled  $UFX-PPYZ$ :
  - $X$  – unrolling factor,  $X \in \{1, 2, 5, 10\}$
  - $Y$  – amount of transformation partitioning and pipelining:
    - For  $Y = 0$  the design has no pipelining
    - For  $Y = 1$  each unrolled round is pipelined
    - For  $Y = 2$  each round is split into two stages
    - For  $Y = 3$  each round is split into three stages
  - $Z$  – the S-box technology mapping
    - $Z = [B]$  uses Block SelectRAMs
    - $Z = [D]$  uses distributed ROM primitives
    - $Z = [L]$  instantiates logic gates

September 18, 2007

CprE 583 – Reconfigurable Computing

Lect-09.37

## Results: Observed Trends

Design	$f_{clk}$ (MHz)	$N_{slice}$	$N_{bram}$	$T_{put}$ (Gbps)	$Lat$ (ns)	$Eff$ ( $\frac{MHz}{slice}$ )
UF1-PP0B	110.16	<b>387</b>	10	1.41	90.78	3.64
UF1-PP0D	77.91	1780	0	1.00	128.4	0.56
UF1-PP0L	59.00	2714	0	184.16	160.85	23.57
UF1-PP3D	178.09	1940	0	2.28	168.5	1.18
UF1-PP3L	147.75	2069	0	1.89	203.0	0.65
UF2-PP1B	118.57	753	20	3.04	84.34	4.04
UF2-PP2D	119.90	3417	0	3.07	166.2	0.69
UF2-PP3L	118.30	3570	0	3.03	253.6	0.54
UF5-PP1D	68.72	7494	0	2.20	145.8	0.53
UF5-PP2D	68.72	11074	0	2.20	167.7	0.41
UF5-PP3D	68.72	11074	0	22.93	111.6	6.09
UF10-PP3B	83.58	1501	100	23.50	163.4	4.79
UF10-PP3D	<b>184.16</b>	16938	0	<b>23.57</b>	162.9	1.39

- Unrolling increases the number of slices by a significant amount
- For the S-boxes, Block SelectRAMs perform slightly worse than the distributed ROM primitives, but there is a considerable savings in slice usage
- Aggressive transformation partitioning is effective in increasing throughput


September 18, 2007

CprE 583 – Reconfigurable Computing

Lect-09.38

## Results: UF1-PP0B

Design	$f_{clk}$ (MHz)	$N_{slice}$	$N_{bram}$	$T_{put}$ (Gbps)	$Lat$ (ns)	$Eff$ ( $\frac{MHz}{slice}$ )
UF1-PP0B	110.16	<b>387</b>	10	1.41	90.78	3.64




September 18, 2007

CprE 583 – Reconfigurable Computing

Lect-09.39

## Results: UF5-PP0B

Design	$f_{clk}$ (MHz)	$N_{slice}$	$N_{bram}$	$T_{put}$ (Gbps)	$Lat$ (ns)	$Eff$ ( $\frac{MHz}{slice}$ )
UF5-PP0B	72.438	1532	50	4.64	<b>27.61</b>	3.03




September 18, 2007

CprE 583 – Reconfigurable Computing

Lect-09.40

## Results: UF10-PP2B

Design	$f_{clk}$ (MHz)	$N_{slice}$	$N_{bram}$	$T_{put}$ (Gbps)	$Lat$ (ns)	$Eff$ ( $\frac{MHz}{slice}$ )
UF10-PP2B	179.147	3766	100	22.93	111.6	<b>6.09</b>




September 18, 2007

CprE 583 – Reconfigurable Computing

Lect-09.41

## Results: UF10-PP3D

Design	$f_{clk}$ (MHz)	$N_{slice}$	$N_{bram}$	$T_{put}$ (Gbps)	$Lat$ (ns)	$Eff$ ( $\frac{MHz}{slice}$ )
UF10-PP3D	<b>184.16</b>	16938	0	<b>23.57</b>	162.9	1.39



September 18, 2007

CprE 583 – Reconfigurable Computing

Lect-09.42


## Application – Random Number Generation

- Cryptographic applications often require good sources of random numbers:
  - Key generation
  - Initialization vectors
- Types of random number generators:
  - Pseudo-Random Number Generators (PRNG) – appear to be random, initialized with an externally generated sequence (deterministic)
  - Cryptographically Secure PRNGs (CSPRNG) – a PRNG where prediction of the next input bit given a previously-generated sequence is computationally intractable
  - True Random Number Generators (TRNG) – output is based on some underlying physical random process

September 18, 2007 CprE 583 – Reconfigurable Computing Lect-09.43


## The Method [KohGaj04A]

- Make use of the *clock jitter* in a circuit:
  - Variation of the significant instants of the clock
  - Nondeterministic, may have many sources:
    - Semiconductor noise
    - Crosstalk
    - Power supply variations
    - Electro-magnetic fields




September 18, 2007 CprE 583 – Reconfigurable Computing Lect-09.44

## Overall Design




September 18, 2007 CprE 583 – Reconfigurable Computing Lect-09.45

## Ring Oscillators



September 18, 2007 CprE 583 – Reconfigurable Computing Lect-09.46


## Sampler Circuit



September 18, 2007 CprE 583 – Reconfigurable Computing Lect-09.47

## Sampler Output

- Clock Skew (jitter) in between two clock signals is used (e.g. sampled) to generate a totally random bit
- The output clock skew:
  - Will never be uniform
  - Is not simple out-of-phase behavior



September 18, 2007 CprE 583 – Reconfigurable Computing Lect-09.48



## Good Speed Ratios


- Ring oscillators with closely matched frequencies require that a desired speed ratio must be achieved
- What factors affect this achievement?
  - Variation in CLB speed
    - 7% difference between the slowest CLB and the fastest one
    - Sensitive to temperature and difficult for measurement
  - Variation in the frequency of an oscillator with the chip temperature
    - Close placement
    - To use a large number of oscillators

September 18, 2007

CprE 583 - Reconfigurable Computing

Lect-09.49

## CLB Speed / Temperature Variation



September 18, 2007

CprE 583 - Reconfigurable Computing

Lect-09.50

## Summary

- FPGA platforms are a popular choice for implementing cryptographic applications
  - High throughputs
  - Relatively low design cost
  - Algorithmic agility / upload
- Many other algorithms have been implemented that we haven't discussed today:
  - Public-key cryptography (e.g. RSA, ECC)
  - Private-key cryptography (e.g. DES, 3DES)
  - Cryptographic hash functions (e.g. MD5, RIPEMD)
- Security issues as they pertain to using FPGAs have not been fully addressed

September 18, 2007

CprE 583 - Reconfigurable Computing

Lect-09.51