

**CprE / ComS 583**  
**Reconfigurable Computing**


Prof. Joseph Zambreno  
 Department of Electrical and Computer Engineering  
 Iowa State University

Lecture #8 – Reconfigurable Networking


**Recap – Genetic Pattern Matching**


- Comparing strings by edit distance
- Motivation: The Human Genome Project
  - Do two genetic strings match?
  - How are they related?
- When biologists characterize a new sequence, they want to compare it to the (growing) database of known sequences
- Abstraction:
  - What is the cost of transforming  $s$  into  $t$
  - Given – costs for insertion, deletion, substitution

September 13, 2007 CprE 583 – Reconfigurable Computing Lect-08.2


**Alphabet and Costs**


- Alphabet
  - Letters in the string. For DNA, there are four:
    - A (Adenine)
    - C (Cytosine)
    - T (Thymine)
    - G (Guanine)
- Transformation Costs
  - Insert:1, Delete:1, Substitute:2, match:0
- Type of comparison
  - One target to many sources
  - One target to one source

September 13, 2007 CprE 583 – Reconfigurable Computing Lect-08.3


**Substitution Example**

Word	Move	Cost
baboon	Delete 'o'	1
bab on	Substitute 'o'	2
bo bon	Insert 'u'	1
bo u bon	Insert 'r'	1
bour bon	Match?	0
<b>bourbon</b>	Total cost: 5	

September 13, 2007 CprE 583 – Reconfigurable Computing Lect-08.4


**Dynamic Programming Solution**


- Source sequence:  $s_1, s_2, \dots, s_m$
- Target sequence:  $t_1, t_2, \dots, t_n$
- $d_{i,j}$  = distance between subsequence  $s_1, s_2, \dots, s_i$  and subsequence  $t_1, t_2, \dots, t_j$ , where
 
$$d_{0,0} = 0$$

$$d_{i,0} = d_{i-1,0} + \text{Delete}(s_i)$$

$$d_{0,j} = d_{0,j-1} + \text{Insert}(t_j)$$

$$d_{i,j} = \min \begin{cases} d_{i-1,j} + \text{Delete}(s_i) \\ d_{i,j-1} + \text{Insert}(t_j) \\ d_{i-1,j-1} + \text{Substitute}(s_i, t_j) \end{cases}$$
- Distance(Source, Target) =  $d_{m,n}$


September 13, 2007 CprE 583 – Reconfigurable Computing Lect-08.5


**Dynamic Programming Example**

		<b>b</b>	<b>o</b>	<b>u</b>	<b>r</b>	<b>b</b>	<b>o</b>	<b>n</b>
	<b>0</b>	<b>1</b>	<b>2</b>	<b>3</b>	<b>4</b>	<b>5</b>	<b>6</b>	<b>7</b>
<b>b</b>	<b>1</b>							
<b>a</b>	<b>2</b>							
<b>b</b>	<b>3</b>							
<b>o</b>	<b>4</b>							
<b>o</b>	<b>5</b>							
<b>n</b>	<b>6</b>							

September 13, 2007 CprE 583 – Reconfigurable Computing Lect-08.6

### Parallelism on the Anti-Diagonal




September 13, 2007 CprE 583 – Reconfigurable Computing Lect-08.7

### Bidirectional PE Example

```

If (SCin != 0) and (TCin != 0)
    PEDist ← min {
        PEDist + Substitute(SCin, TCin)
        TDin + Delete(SCin)
        SDin + Insert(TCin)
    }
else-if (SCin != 0)
    PEDist ← SDin
else-if (TCin != 0)
    PEDist ← TDin
endif
SCout ← SCin
TCout ← TCin
SDout ← PEDist
TDout ← PEDist
    
```



September 13, 2007 CprE 583 – Reconfigurable Computing Lect-08.8

### Bidirectional Summary

- 16 CLBs/PE
- 384 PEs/Board
- 2,100 Million Cells/sec
- Requires  $2*(m+n)$  PEs
- Uses only half the processors at any one time
- Must stream both source and target for each comparison
  - Makes comparison against large DB impractical

September 13, 2007 CprE 583 – Reconfigurable Computing Lect-08.9

### Genetic Search Performance

- Nearly linear scaling in cell updates per second (CUPS)
- Need to reuse array for large patterns

Hardware	CUPS	$\lambda$	Area	CUP/ $\lambda^2$ s
Splash 2 x16	43,000M	0.60 $\mu$	500M $\lambda^2$ x17x16	0.32
Splash 2	3,000M	0.60 $\mu$	500M $\lambda^2$ x16	0.38
Splash 1	370M	0.60 $\mu$	420M $\lambda^2$ x32	0.028
P-NAC (34)	500M	2.0 $\mu$	7.8M $\lambda^2$ x34	1.9
CM-2 (64K)	150M	?		
CM-5 (32)	33M	?		
SPARC 10	1.2M	0.40 $\mu$	1.6GM $\lambda^2$	0.00075
SPARC 1	0.87M	0.75 $\mu$	273M $\lambda^2$	0.0032

September 13, 2007 CprE 583 – Reconfigurable Computing Lect-08.10

### Outline

- Recap – Pattern Matching on Splash-2
- The Field-Programmable Port Extender (FPX)
- FPX Architecture
- FPX Programming Model
- FPX Applications
  - Pattern Matching
  - Packet Classification
  - Rule Processing


September 13, 2007 CprE 583 – Reconfigurable Computing Lect-08.11

### Application – Network Processing

- Networking applications well-suited for reconfigurable hardware
  - Target signatures change often
  - Massive quantities of stream-based data
  - Repetitive operations
- Connecting up to a realistic networking environment is hard
  - Washington University experimental setup one of the best
  - Shows importance of both memory and processing capability
- Numerous experiments performed over the past five years

September 13, 2007 CprE 583 – Reconfigurable Computing Lect-08.12

### Network Routing with the FPX



- FPX Modules distributed across each port of a switch
- IP packets (over ATM) enter and depart line card
- Packet fragments processed by modules
- Advantages:
  - New protocols implemented directly in silicon
  - Easy to upgrade in the field


September 13, 2007 CprE 583 – Reconfigurable Computing Lect-08.13

### FPX Hardware Device




September 13, 2007 CprE 583 – Reconfigurable Computing Lect-08.14

### FPX Hardware in a WUGS-20 Switch



September 13, 2007 CprE 583 – Reconfigurable Computing Lect-08.15


### FPGA-based Router



- FPX module contains two FPGAs
- NID – network interface device
  - Performs data queuing
- RAD – reprogrammable application device
  - Specialized control sequences

September 13, 2007 CprE 583 – Reconfigurable Computing Lect-08.16

### Reprogrammable Application Device




- Spatial Re-use of FPGA Resources
  - Modules implemented using FPGA logic
  - Module logic can be individually reprogrammed
- Shared Access to off-chip resources
  - Memory Interfaces to SRAM and SDRAM
  - Common Datapath to send and receive data

September 13, 2007 CprE 583 – Reconfigurable Computing Lect-08.17


### Architecture of the FPX

- **RAD**
  - Large Xilinx FPGA
  - Attaches to SRAM and SDRAM
  - Reprogrammable over network
  - Provides two user-defined Module Interfaces
- **NID**
  - Provides Utopia Interfaces between switch & line card
  - Forwards cells to RAD
  - Programs RAD



September 13, 2007 CprE 583 – Reconfigurable Computing Lect-08.18

## Architecture of the FPX (cont.)




September 13, 2007

CprE 583 - Reconfigurable Computing

Lect-08.19

## FPX SRAM

- Provide low latency for fast table-lookups
- Zero Bus Turnaround (ZBT) allows back-to-back read / write operations every 10ns
- Dual, Independent Memories
- 36-bit wide bus




September 13, 2007

CprE 583 - Reconfigurable Computing

Lect-08.20

## FPX SDRAM

- Dual, independent SDRAM memories
- 64-bit wide, 100 MHz
- 64Mb / Module : 128 Mb total [expandable]
- Burst-based transactions [1-8 word transfers]
- Latency of 14 cycles to Read/Write 8-word burst




September 13, 2007

CprE 583 - Reconfigurable Computing

Lect-08.21

## Routing Traffic Flows

- Traffic flows routed among
  - Switch
  - Line Card
  - RAD.Switch
  - RAD.Linecard




- Functions
  - ECI Check packets for errors
  - Process commands
    - Control, status, & reprogramming
  - VCI Implement per-flow forwarding

September 13, 2007

CprE 583 - Reconfigurable Computing

Lect-08.22

## Typical Flow Configurations




September 13, 2007

CprE 583 - Reconfigurable Computing

Lect-08.23

## Reprogramming Logic

- NID programs at boot from EPROM
- Switch Controller writes RAD configuration memory to NID
  - Configuration file for RAD arrives transmitted over network via control cells
- Switch Controller issues {Full/Partial} reconfigure command
- NID reads RAD config memory to program RAD
  - Performs complete or partial reprogramming of RAD



September 13, 2007

CprE 583 - Reconfigurable Computing

Lect-08.24

## FPX Interfaces Provides

- Well defined Interface
  - Utopia-like 32-bit fast data interface
  - Flow control allows back-pressure
- Flow Routing
  - Arbitrary permutations of packet flows through ports
- Dynamically Reprogrammable
  - Other modules continue to operate even while new module is being reprogrammed
- Memory Access
  - Shared access to SRAM and SDRAM
  - Request/Grant protocol

September 13, 2007

CprE 583 – Reconfigurable Computing

Lect-08.25

## Pattern Matching using the FPX


- Use Hardware to detect a pattern in data
- Modify packet based on match
- Pipeline operation to maximize throughput

September 13, 2007

CprE 583 – Reconfigurable Computing

Lect-08.26

## “Hello, World” Module Function




September 13, 2007

CprE 583 – Reconfigurable Computing

Lect-08.27

## Logical Implementation




September 13, 2007

CprE 583 – Reconfigurable Computing

Lect-08.28

## The Wrapper Concept




September 13, 2007

CprE 583 – Reconfigurable Computing

Lect-08.29


## AAL5 Encapsulation



September 13, 2007

CprE 583 – Reconfigurable Computing

Lect-08.30



- ### Results: Performance
- Operating Frequency: 119 MHz.
    - 8.4ns critical path
      - Well within the 10ns period RAD's clock.
      - Targeted to RAD's V1000E-FG680-7
  - Maximum packet processing rate:
    - 7.1 Million packets per second.
      - (100 MHz)/(14 Clocks/Cell)
      - Circuit handles back-to-back packets
  - Slice utilization:
    - 0.4% (49/12,288 slices)
      - Less than one half of one percent of chip resources
  - Search technique can be adapted for other types of data matching and modification
    - Regular expressions
    - Parsing image content ...
- September 13, 2007      CprE 583 – Reconfigurable Computing      Lect-08.32

### CAM-based Packet Matching

- Sample Packet:
  - Source Address = 128.252.5.5 (*dotted.decimal*)
  - Destination Address = 141.142.2.2 (*dotted.decimal*)
  - Source Port = 4096 (*decimal*)
  - Destination Port = 50 (*decimal*)
  - Protocol = TCP (6)
  - Payload = "Consolidate your loans. CALL NOW"
    - Payload Lists = { General SPAM (0), Save Money SPAM (1) }
    - Content Vector = "0000011" (*binary*) = x"03" (*hex*)

September 13, 2007      CprE 583 – Reconfigurable Computing      Lect-08.33


### Sample Filter

- Source Address = 128.252.0.0 / 16
- Destination Address = 141.142.0.0 / 16
- Source Port = Don't Care
- Destination Port = 50
- Protocol = TCP (6)
- Payload includes general SPAM (List 0)

Content = 01	Src IP value = 80FC0000	Dest IP (hex) = 8D8E0000	Src Port = 0000	Dest Port = 50	Proto = 06	Value
Content = 01	Src IP (hex) = FFFF0000	Dest IP (hex) = FFFF0000	Src Port = 0000	Dest Port = FFFF	Proto = FF	Mask: 1=care 0=don't care
Content = 03	Src IP (hex) = 80FC0505	Dest IP (hex) = 8D8E0202	Src Port = 1000	Dest Port = 0050	Proto = 06	IP Packet

**DROP the packet : It matches the filter**

September 13, 2007      CprE 583 – Reconfigurable Computing      Lect-08.34





### Fast IP Lookup Algorithm

- Function
  - Search for best matching prefix using Trie algorithm

Prefix	Next Hop
*	4
01*	7
10*	2
110*	9
0001*	1
1011*	0
00110*	5
01011*	3

September 13, 2007      CprE 583 – Reconfigurable Computing      Lect-08.36



- ### Other Modules Implemented
- IPv6 Tunneling Module
    - Tunnels IPv6 over IPv4
  - Statistics Module
    - Event counter
  - Traffic Generator
    - Per-flow mixing
  - Video Recoder
    - Motion JPEG
  - Embedded Processor
    - KCPSM
  - IPv4 CAM Filter
    - 104 Bit header matching
  - Fast IP Lookup (FIPL)
    - Longest Prefix Match
    - MAE-West at 10M pkts/second
  - Packet Content Scanner
    - Reg. Expression Search
  - Data Queueing
    - Per-flow queue in SDRAM
- September 13, 2007      CprE 583 – Reconfigurable Computing      Lect-08.39

### Summary

- Field Programmable Port Extender (FPX)
  - Network-accessible Hardware
  - Reprogrammable Application Device
- Module Deployment
  - Modules implement fast processing on data flow
  - Network allows Arbitrary Topologies of distributed systems

- Project Website
  - <http://www.arl.wustl.edu/arl/projects/fpx/>

September 13, 2007      CprE 583 – Reconfigurable Computing      Lect-08.40