

CprE / ComS 583 Reconfigurable Computing

Prof. Joseph Zambreno
Department of Electrical and Computer Engineering
Iowa State University

Lecture #7 – Applications I

Recap – Fixed-Point Arithmetic

- Addition, subtraction the same (Q4.4 example):

$$\begin{array}{r} 3.6250 \quad 0011.1010 \\ + 2.8125 \quad 0010.1101 \\ \hline 6.4375 \quad 0110.0111 \end{array}$$

- Multiplication requires realignment:


$$\begin{array}{r} 3.6250 \quad 0011.1010 \\ \times 2.8125 \quad 0010.1101 \\ \hline 00111010 \\ 00111010 \\ 00111010 \\ 00111010 \\ \hline 10.1953125 \quad 1010.00110010 \end{array}$$

September 11, 2007

CprE 583 – Reconfigurable Computing

Lect-07.2

Recap – Capacity Trends




September 11, 2007

CprE 583 – Reconfigurable Computing

Lect-07.3

Recap – FPGA Memory Resources




September 11, 2007

CprE 583 – Reconfigurable Computing

Lect-07.4

Recap – Block Multipliers

- Block multipliers (18b x 18b) arranged in columns near RAM




September 11, 2007

CprE 583 – Reconfigurable Computing

Lect-07.5

Recap – Block Multipliers (cont.)

- Synthesis tools can take larger multipliers and break them down into 18x18 multipliers




September 11, 2007

CprE 583 – Reconfigurable Computing

Lect-07.6

Recap – FPGA CPU Resources

- Built-in PowerPC 405 processor blocks




Recap – Xilinx Virtex-4 FPGAs

- Comes in three varieties:
 - Virtex-4 LX: most amount of LUTs
 - Virtex-4 FX: has PowerPCs like V2P
 - Virtex-4 SX: contains most amount of XtremeDSP slices
- CLB structure similar to Virtex-II
 - Largest LX device – 89,088 slices = 178,176 4-LUTs!
 - FX devices limited to 2 PPC 405s like Virtex-II Pro
- XtremeDSP Slices:
 - Same 18x18 block multiplier, now with optional pipelining
 - Includes built-in 48-bit accumulator for MAC operations

September 11, 2007 CprE 583 – Reconfigurable Computing Lect-07.8

Recap – Xilinx Virtex-5 FPGAs

- CLB slices uses 6-input LUTs
- Block RAMs now 36Kbits per block
- DSP slices now support 25x18 MAC
- Diagonal routing
- LX, LXT, SXT, FXT varieties



Outline

- Recap
- Splash / Splash 2 System Architecture
- Splash 2 Programming Models
- Splash 2 Applications
 - Text searching
 - Genetic pattern matching
 - Image processing

September 11, 2007 CprE 583 – Reconfigurable Computing Lect-07.10

Overview


- An early well-known reconfigurable computer was Splash / Splash 2
- Implemented as linear, systolic array
- Developed at Supercomputing Research Center (1990-1994)
- Memory tightly coupled with each FPGA
- Multiple Splash boards can be combined to form larger system

September 11, 2007 CprE 583 – Reconfigurable Computing Lect-07.11



Splash 1

- Born to solve DNA string matching
- Operational in 1989
- Features
 - 32 Xilinx XC3090 FPGAs (420 M λ^2)
 - 32 128KB SRAMs (600 M λ^2)
 - VMEbus interface (FIFO 1 MHz clock)
- 33 G λ^2 total (not counting interconnect)
- Linear interconnect only

September 11, 2007 CprE 583 – Reconfigurable Computing Lect-07.12




- ### Splash 2
- Operational in 1992
 - Attached processor system
 - Features
 - 17 Xilinx XC4010 FPGAs (500 MÅ²)
 - 17 512KB SRAMs (2 GÅ²)
 - 9 TI SN74ACT8841s (16 port, 4b crossbar)
 - Sbus interface (< 100MB/s)
 - 43 GÅ² total (not counting interconnect)
 - Supported 2 programming models:
 - Systolic
 - SIMD
- September 11, 2007 CprE 583 – Reconfigurable Computing Lect-07.14



Comparing Splash 1 and 2

	Splash 1	Splash 2
Year	1989	1992
FPGA	XC3090	XC4010
4-LUTs / Board	10,240	13,600
Max Input Rate	1 MB/s	100 MB/s
Interconnect	Linear Array	Linear Array Broadcast Crossbar
Memory / FPGA	128 KB	512 KB
Area	33 GÅ ²	43 GÅ ²

September 11, 2007 CprE 583 – Reconfigurable Computing Lect-07.17



Programming Splash 2

- Languages
 - VHDL
 - dbC – a C-like language capable of SIMD instructions
- How many programs?
 - Host
 - Interface board (XL and XR)
 - Splash array board
 - X0
 - X1 – X16
 - T1 crossbar chips
 - **Five** programs!
- Requires intimate knowledge of the architecture

September 11, 2007

CprE 583 – Reconfigurable Computing

Lect-07.19

Application #1 – Dictionary Search

- Search through dictionary of words for data hit
- Applicable to internet search engines / databases
- Opportunities for search parallelism
- Splash implementation uses systolic communication


September 11, 2007

CprE 583 – Reconfigurable Computing

Lect-07.20

Dictionary Search (cont.)

- Each FPGA used to look into local memory
- Longer data words “hashed” into 18 bit address
- Valid bit in memory indicates if data value is currently stored
- Could be stored in several locations



September 11, 2007

CprE 583 – Reconfigurable Computing

Lect-07.21

Example Hash Function

Shift amount: 7 bits

Hash function: 1100 1000 1010 0011

00 0000 0000 0000 0000 0000 Clear hash register
01 1010 0001 1101 00 Input the letters “th”

10 1000 0011 0101 1100 0000 Temporary Result

10 0000 0101 0000 0110 1011 Result for “th”
00 0000 0001 1001 01 Input for letters “e_”

01 0010 0110 0001 1110 1011 Temporary result

10 0101 1010 0100 1100 0011 Result for “the_”

- XOR two character value with temp result and hash function
- Rotate result
- Different hash function for each FPGA

September 11, 2007

CprE 583 – Reconfigurable Computing

Lect-07.22

Dictionary Search (cont.)

- Distribute dictionary in parallel to all memories
- Collect word values in FIFOs
- Distribute words two characters at a time across all devices
- Perform local hashing and lookup in parallel
- Collect “hit” result at end
- Splash 2 implementation results
 - 25 MHz
 - Three phases needed
 - Fetch 2 bit-sliced characters
 - Perform hash
 - Table look-up
 - Takes advantage of both systolic and SIMD modes

September 11, 2007

CprE 583 – Reconfigurable Computing

Lect-07.23

Genetic Pattern Matching

- Comparing strings by edit distance
- Motivation: The Human Genome Project
 - Do two genetic strings match?
 - How are they related?
- When biologists characterize a new sequence, they want to compare it to the (growing) database of known sequences
- Abstraction:
 - What is the cost of transforming s into t
 - Given – costs for insertion, deletion, substitution

September 11, 2007

CprE 583 – Reconfigurable Computing

Lect-07.24

Alphabet and Costs

- Alphabet
 - Letters in the string. For DNA, there are four:
 - A (Adenine)
 - C (Cytosine)
 - T (Thymine)
 - G (Guanine)
- Transformation Costs
 - Insert:1, Delete:1, Substitute:2, match:0
- Type of comparison
 - One target to many sources
 - One target to one source

Substitution Example

Word	Move	Cost
baboon	Delete 'o'	1
bab on	Substitute 'o'	2
bo bon	Insert 'u'	1
bo u bon	Insert 'r'	1
bo u r bon	Match?	0
bourbon	Total cost: 5	

Dynamic Programming Solution

- Source sequence: s_1, s_2, \dots, s_m
- Target sequence: t_1, t_2, \dots, t_n
- $d_{i,j}$ = distance between subsequence s_1, s_2, \dots, s_i and subsequence t_1, t_2, \dots, t_j , where

$$d_{0,0} = 0$$

$$d_{i,0} = d_{i-1,0} + \text{Delete}(s_i)$$


$$d_{0,j} = d_{0,j-1} + \text{Insert}(t_j)$$

$$d_{i,j} = \min \begin{cases} d_{i-1,j} + \text{Delete}(s_i) \\ d_{i,j-1} + \text{Insert}(t_j) \\ d_{i-1,j-1} + \text{Substitute}(s_i, t_j) \end{cases}$$
- Distance(Source, Target) = $d_{m,n}$

Dynamic Programming Example

		b	o	u	r	b	o	n
	0	1	2	3	4	5	6	7
b	1							
a	2							
b	3							
o	4							
o	5							
n	6							

Parallelism on the Anti-Diagonal



Bidirectional PE Example

If (SCin != 0) and (TCin != 0)


$$\text{PEDist} \leftarrow \min \begin{cases} \text{PEDist} + \text{Substitute}(\text{SCin}, \text{TCin}) \\ \text{TDin} + \text{Delete}(\text{SCin}) \\ \text{SDin} + \text{Insert}(\text{TCin}) \end{cases}$$

else-if (SCin != 0)
 PEDist ← SDin

else-if (TCin != 0)
 PEDist ← TDin

endif

SCout ← SCin
 TCout ← TCin
 SDout ← PEDist
 TDout ← PEDist



Bidirectional Summary

- 16 CLBs/PE
- 384 PEs/Board
- 2,100 Million Cells/sec
- Requires $2*(m+n)$ PEs
- Uses only half the processors at any one time
- Must stream both source and target for each comparison
 - Makes comparison against large DB impractical

September 11, 2007 CprE 583 – Reconfigurable Computing Lect-07.31

Genetic Search Performance

- Nearly linear scaling in cell updates per second (CUPS)
- Need to reuse array for large patterns

Hardware	CUPS	λ	Area	CUP/ λ^2 s
Splash 2 x16	43,000M	0.60 μ	500M λ^2 x17x16	0.32
Splash 2	3,000M	0.60 μ	500M λ^2 x16	0.38
Splash 1	370M	0.60 μ	420M λ^2 x32	0.028
P-NAC (34)	500M	2.0 μ	7.8M λ^2 x34	1.9
CM-2 (64K)	150M	?		
CM-5 (32)	33M	?		
SPARC 10	1.2M	0.40 μ	1.6GM λ^2	0.00075
SPARC 1	0.87M	0.75 μ	273M λ^2	0.0032

September 11, 2007 CprE 583 – Reconfigurable Computing Lect-07.32

Application #3 – Image Processing

- Reconfigurable computers well suited to image processing due to high parallelism and specialization (filtering)
- Algorithms change sufficiently fast such that ASIC implementations become outdated
- Examine two issues with Splash
 - Image compression
 - Image error estimation
- Parallelize across array in SIMD and systolic fashion

September 11, 2007 CprE 583 – Reconfigurable Computing Lect-07.33

Gaussian Pyramid Operations

- Gaussian Pyramid
 - Down sample image to compress image size for communication

$$g_k(i, j) = \sum_{m=-2}^2 \sum_{n=-2}^2 w(m, n) g_{k-1}(2i+m, 2j+n)$$


- Average over a set of points to create new point



- Laplacian Pyramid
 - Determine error found from Gaussian Pyramid
 - Expand contracted picture and compare with original

September 11, 2007 CprE 583 – Reconfigurable Computing Lect-07.34


Gaussian Pyramids



- Systolic array in which each device performs a separate function
- Limited by clock rate of slowest device

September 11, 2007 CprE 583 – Reconfigurable Computing Lect-07.35

Pyramid Flow



LEGEND: $X_n =$ X C4010 and 256k x 16 RAM

- Generates both Gaussian and Laplacian pyramid for 512 x 480 image in 22.7 ms at 15.7 MHz

September 11, 2007 CprE 583 – Reconfigurable Computing Lect-07.36

••• | Other Image Processing

- Target recognition
- Break image into “chips”
- Each chip passed through linear array in attempt to match with stored image
- Images can be rotated, mirrored
- Zoom in if suspicious object found

September 11, 2007

CprE 583 – Reconfigurable Computing

Lect-07.37

••• | Summary

- Splash 2 effective due to scalability and programming model
- Parameterizable applications benefit that are regular and distributed
- High bandwidth effective for searching/signal processing
- Challenges remain in software development

September 11, 2007

CprE 583 – Reconfigurable Computing

Lect-07.38