



CprE / ComS 583 Reconfigurable Computing

Prof. Joseph Zambreno
Department of Electrical and Computer Engineering
Iowa State University

Lecture #2 – Comparing Computing Machines



Provisional Course Schedule

- Introduction to Reconfigurable Computing
- FPGA Technology, Architectures, and Applications
- FPGA Design (theory / practice)
 - Hardware computing models
 - Design tools and methodologies
 - HW/SW codesign
- Other Reconfigurable Architectures and Platforms
- Emerging Technologies
 - Dynamic / run-time reconfiguration
 - High-level FPGA synthesis
 - Novel architectures
- Weekly schedule: <http://class.ece.iastate.edu/cpre583>

August 23, 2007

CprE 583 – Reconfigurable Computing

Lect-02.3



Quick Points

- Course survey posted on WebCT
 - Not very anonymous
 - Will do again around the middle of term
- HW #1 will be out by tonight
 - Due 1 week from Tuesday (September 4)
 - Will require a couple of concepts introduced next week to be completed
 - Don't stress out!
- Next week Thursday – online only class

August 23, 2007

CprE 583 – Reconfigurable Computing

Lect-02.2



Course Project

- Perform an in-depth exploration of some area of reconfigurable computing
- Whatever topic you choose, you **must** include a strong experimental element in your project
- Work in groups of 2+ (3 if very lofty proposal)
- Deliverables:
 - Project proposal (2-3 pages, middle of term)
 - Project presentation (25 minutes, week 15)
 - Project report (10-15 pages, end of term)

August 23, 2007

CprE 583 – Reconfigurable Computing

Lect-02.4



Some Suggested Topics

- Design and implementation of X
 - Pick any application or application domain
 - Identify whatever objectives need to be optimized (power, performance, area, etc.)
 - Design and implement X targeting an FPGA
 - Compare to microprocessor-based implementation
- Network processing
 - Explore the use of an FPGA as a network processor that can support flexibility in protocol through reconfiguration
 - Flexibility could be with respect to optimization
 - Could provide additional processing to packets/connections
- Implement a full-fledged FPGA-based embedded system
 - From block diagram to physical hardware
 - Examples:
 - Image/video processor
 - Digital picture frame
 - Digital clock (w/video)
 - Sound effects processor
 - Any old-school video game ☺
 - Voice-over-IP

August 23, 2007

CprE 583 – Reconfigurable Computing

Lect-02.5



Suggested Project Topics (cont.)

- Prototype some microarchitectural concept using FPGA
 - See proceedings of MICRO/ISCA/HPCA/ASPLOS from last 5 years
 - Survey some recurring topic
 - Compare results from simulation (SimpleScalar) to FPGA prototype results
- Evaluation of various FPGA automation tools and methodologies
 - Survey 3-4 different available FPGA design tools
 - Pick a representative (pre-existing) benchmark set, see how they fare...how well do they work?
 - Analyze output designs to determine basic differences in algorithms and methodology
- Anything else that interests you!

August 23, 2007

CprE 583 – Reconfigurable Computing

Lect-02.6

Previous Year's Topics

- Fall 2006 projects:
 - "FPGA Implementation of Frequency-Domain Audio Filter Bank" (2 students)
 - "Transparent FPGA-Based Network Analyzer" (2 students)
 - "FPGA-Based Library Design for Linear Algebra Applications" (2 students)
 - "An Improved Approach of Configuration Compression for FPGA-based Embedded Systems" (2 students)
 - "Analysis of Sobel Edge Detection Implementations" (1 student)
 - "Artificial Neural Networks on Dynamically Reconfigurable FPGAs" (3 students)
- Papers and presentations for these are available upon request
- We can do better!

August 23, 2007

CprE 583 - Reconfigurable Computing

Lect-02.7

Recap

- Reconfigurable Computing:**
 - (1) systems incorporating some form of hardware programmability – customizing how the hardware is used using a number of physical control points [Compton, 2002]
 - (2) computing via a post-fabrication and spatially programmed connection of processing elements [Wawrzynek, 2004]
 - (3) general-purpose custom hardware [Goldstein, 1998]


August 23, 2007

CprE 583 - Reconfigurable Computing

Lect-02.8

Spatial Mapping

$$\text{grade} = 0.25 \cdot \text{homework} + 0.25 \cdot \text{midterm} + 0.50 \cdot \text{project}$$




- A hardware resource (multiplier or adder) is allocated for each operator in the compute graph
- The compute graph is transformed directly into the implementation template

August 23, 2007

CprE 583 - Reconfigurable Computing

Lect-02.9

Temporal Mapping




- A hardware resource (ALU) is time-multiplexed to implement the actions of the operators in the compute graph
- Sequential / general purpose / software solution

August 23, 2007

CprE 583 - Reconfigurable Computing

Lect-02.10

Coupling in a Reconfigurable System



- Some advantages of each?
- Some disadvantages?

August 23, 2007


CprE 583 - Reconfigurable Computing

Lect-02.11

Generic FPGA Architecture

- FPGA = Field-Programmable Gate Array**

- Input/Output Buffers (IOBs)
- Configurable Logic Blocks (CLBs)
- Programmable interconnect mesh



Island-style FPGA architecture

August 23, 2007

CprE 583 - Reconfigurable Computing

Lect-02.12

LUT-based Logic Element

- Each LUT operates on four one-bit inputs
- Output is one data bit
- Can perform any Boolean function of four inputs
- $2^{2^4} = 65536$ functions (4096 patterns)

- The basic logic element can be more complex
- *Coarse* v. *Fine* grained
- Contains some sort of programmable interconnect

August 23, 2007 CprE 583 – Reconfigurable Computing Lect-02.13

Sample FPGA Design Flow (Xilinx)

August 23, 2007 CprE 583 – Reconfigurable Computing Lect-02.14

FPGAs are REconfigurable...

- ...but good luck getting it to work!
 - Commercial tool support is nonexistent
 - Not ready for prime-time
- Uses for reconfiguration
 - Product life extension
 - Tolerance for manufacturing faults
- **Runtime** reconfiguration – time multiplexing specialized circuits to make more efficient use of existing resources
- **Dynamic** reconfiguration – hardware sharing (multiplexing) on the fly
 - DPGA v. FPGA
 - Active area of research

August 23, 2007 CprE 583 – Reconfigurable Computing Lect-02.15

Outline

- **Recap**
- Design Exercise: The Quadratic Equation
- Terms and Definitions
- Measuring Computing Density
- Quantitatively Comparing Computing Machines

August 23, 2007 CprE 583 – Reconfigurable Computing Lect-02.16

Design Exercise

- Consider the function: $y = Ax^2 + Bx + C$
- In groups of 2, design an architecture for this function
 - Building blocks – adders, multipliers, muxes
 - Don't worry too much about control or timing
- Best circuit design wins a prize


August 23, 2007 CprE 583 – Reconfigurable Computing Lect-02.17

Various Possible Designs

August 23, 2007 CprE 583 – Reconfigurable Computing Lect-02.18

Comparing Different Designs

- Design A
 - Requires 3 multiply and 2 add area units
 - Requires 2 multiply and 1 add time units
- Design B
 - Requires 2 multiply and 2 add area units
 - Requires 2 multiply and 2 add time units
- Design C
 - Requires 1 multiply, 1 add, and 2 2:1 mux area units
 - Requires 2 multiply and 2 add time units
- Design D
 - Requires 1 compound add/multiply unit, 1 3:1 mux, and 1 2:1 mux area units
 - Requires 2 multiply and 2 add time units




August 23, 2007

CprE 583 – Reconfigurable Computing

Lect-02.19

Terms and Definitions

- Computation** – calculating predictable data outputs from data inputs
 - Fine space and finite time
 - Variables in computation: **time, area, power, security, etc.**
- Process technology** – a particular method used to make silicon chips
 - Related to the size of transistors used
- Feature size** – the dimension of the smallest feature actually constructed in the manufacturing process
 - Smallest line or gap that appears in the design
 - Often refers to the length of the silicon channel between the source and drain terminals in Field Effect Transistors (FET)




© Computer Desktop Encyclopedia

August 23, 2007

CprE 583 – Reconfigurable Computing

Lect-02.20

Computational Density (Qualitative)



- FPGAs can complete more work per unit time than a processor or DSP:
 - Less instruction overhead
 - More active computation onto the same silicon area (allows for more parallelism)
 - Can control operations at the bit level (as opposed to word level)


August 23, 2007

CprE 583 – Reconfigurable Computing

Lect-02.21

Measuring Feature Size

- Current FPGAs follow a similar technology curve as microprocessors
- Difficult to compare device sizes across generations so we use a fixed metric, lambda (λ) to represent feature size



August 23, 2007

CprE 583 – Reconfigurable Computing

Lect-02.22

Towards Computational Comparison

- Can look at the peak computations that can be delivered per cycle and normalize to the implementation area and cycle time
- Feature size λ , minimum unit area λ^2

$$\text{functional density} = \frac{\text{number of gate evaluations } (N_{ge})}{t_{\text{cycle}} \cdot \text{Area}}$$

$$\text{CPU density} = \frac{N_{\text{ALU}} \cdot w}{t_{\text{cycle}} \cdot \text{Area}}$$

$$\text{FPGA density} = \frac{N_{\text{4LUT}}}{2 \cdot t_{\text{cycle}} \cdot \text{Area}}$$

August 23, 2007

CprE 583 – Reconfigurable Computing

Lect-02.23

Computational Density (Quantitative)

- Alpha 21164 processor (1994):
 - Built using 0.35-micron process
 - Two 64-bit ALUs
 - 433 MHz
 - Theoretical computational throughput – $2 \times 64 / 2.3\text{ns} = 55.7 \text{ bit operations} / \text{ns}$
- Xilinx XC4085XL-09 FPGA (1992):
 - Same 0.35-micron process
 - 3,136 CLBs | 6,272 4-LUTs
 - 217 MHz (peak clock rate)
 - Theoretical computational throughput – $3136 / 4.6\text{ns} = 682 \text{ bit operations} / \text{ns}$
- Comments: clunky comparison, very out of date

August 23, 2007

CprE 583 – Reconfigurable Computing

Lect-02.24

••• Computational Density (Quantitative)

- Intel Pentium 4 "Prescott" processor (2004):
 - Built using 90-nm process
 - 2 simple double-speed ALUs, 1 complex single-speed ALU = approx. 5 32-bit ALUs
 - 3.2 GHz
 - Theoretical computational throughput – $5 \times 32 / .3125 \text{ ns} = 512 \text{ bit operations / ns}$
- Xilinx XC4VLX200 FPGA (2004):
 - Same 90-nm process
 - 22,272 CLBs | 178,176 4-LUTs
 - 500 MHz (peak clock rate)
 - Theoretical computational throughput – $89,088 / 2.0 \text{ ns} = 44,544 \text{ bit operations / ns}$
- Too good to be true?

August 23, 2007

CprE 583 – Reconfigurable Computing

Lect-02.25

••• Notes

- XC4V200 is 87 times faster than Pentium 4?
- Only simple integer arithmetic
 - Division, sqrt, etc.
 - Microprocessors have dedicated FP logic
- How efficiently are resources used?
 - Ex: if only 8-bit operations being used, FPGA is an additional 4x more computationally dense than 32-bit CPU
 - Challenges making FPGAs run consistently at their peak rate
- What about cost?

August 23, 2007

CprE 583 – Reconfigurable Computing

Lect-02.26

••• Storing Instructions

- Each FPGA bit operator requires an area of $500\text{K} - 1\text{M} \lambda^2$
- Static RAM cells: $1,200\lambda^2$ per bit
 - Storing a single 32-bit instruction: $40,000\lambda^2$
 - 25 instructions in space of $1\text{M} \lambda^2$ FPGA bit op
 - FPGA 32-bit op unit = 800 instructions
 - CPU must also store data
- Conclusion: once more than 400 instructions/data words are stored on the CPU then the FPGA becomes more area efficient
 - Prescott P4 has more than 1MB L2 cache alone

August 23, 2007

CprE 583 – Reconfigurable Computing

Lect-02.27

••• Functional Unit Optimization

- A hardwired functional unit can be made several orders of magnitude faster than a programmable logic version
 - Ex: 16×16 multiplier
 - Balances the density equation
 - Can be too generalized, or not used frequently enough
 - Now included in high-end FPGAs

August 23, 2007

CprE 583 – Reconfigurable Computing

Lect-02.28

••• Summary

- FPGAs – spatial computation
- CPU – temporal computation
- FPGAs are by their nature more computationally "dense" than CPU
 - In terms of number of computations / time / area
 - Can be quantitatively measured and compared
- Capacity, cost, ease of programming still important issues
- Numerous challenges to reconfiguration

August 23, 2007

CprE 583 – Reconfigurable Computing

Lect-02.29