


Application - Hardware Verification

- Consider the following circuit:



- When circuit is clock synchronized (inputs change with rising/falling edge of clock), and circuit is faster than clock (input-output delay less than clock period), then

$$z[n] = \overline{(x[n] \wedge y[n]) \vee z[n-1]} \vee \overline{y[n]}$$
$$= (x[n] \vee z[n-1]) \wedge \overline{y[n]}$$

$$\begin{aligned} \text{So } z[n-1] = 0 &\Rightarrow z[n] = x[n] \wedge \overline{y[n]} \\ z[n-1] = 1 &\Rightarrow z[n] = \overline{y[n]} \end{aligned} \quad \left. \vphantom{\begin{aligned} \text{So } z[n-1] = 0 \\ z[n-1] = 1 \end{aligned}} \right\}$$

Thus $(x=1, y=0, z=0)$, $(x=1, y=1, z=1)$ are stable


- Now suppose circuit is asynchronous (inputs change randomly) and each gate has unit delay, then does this hold?

* suppose initially $(x=1, y=0, z=0)$, then z becomes high within 3 units of y becoming high?


Hardware Verification

$\Sigma = \{y\uparrow, z\uparrow\}$ $\Sigma = \{y\uparrow, z\uparrow\}$


Spec:



Model of AND gate:



Model of NOT gate:



etc.

$$CKT = \text{AND} \parallel \text{NOT} \parallel \text{NOR1} \parallel \text{NOR2}$$

CKT satisfies spec if

$$T_m(CKT) \subseteq T_m(\text{spec})$$

- Typically spec given as a real-time temporal logic formula
 "Model checking" is used for verification. (uses data structure called BDD)