




CprE 2810: Digital Logic

Instructor: Alexander Stoytchev

<http://www.ece.iastate.edu/~alexs/classes/>

Intro to Assembly Language

CprE 2810: Digital Logic
Iowa State University, Ames, IA
Copyright © Alexander Stoytchev

Intro to Assembly Language **(for the i281 CPU)**

CprE 2810: Digital Logic
Iowa State University, Ames, IA
Copyright © Alexander Stoytchev

Intel 8086 Example

```

; _memcpy(dst, src, len)
; Copy a block of memory from one location to another.
;
; Entry stack parameters
;     [BP+6] = len, Number of bytes to copy
;     [BP+4] = src, Address of source data block
;     [BP+2] = dst, Address of target data block
;
; Return registers
;     AX = Zero

0000:1000                org     1000h        ; Start at 0000:1000h

0000:1000                _memcpy  proc
0000:1000 55             push     bp          ; Set up the call frame
0000:1001 89 E5          mov      bp,sp
0000:1003 06            push     es          ; Save ES
0000:1004 8B 4E 06       mov      cx,[bp+6]    ; Set CX = len
0000:1007 E3 11         jcxz     done        ; If len=0, return
0000:1009 8B 76 04       mov      si,[bp+4]    ; Set SI = src
0000:100C 8B 7E 02       mov      di,[bp+2]    ; Set DI = dst
0000:100F 1E           push     ds          ; Set ES = DS
0000:1010 07           pop      es

0000:1011 8A 04         loop     mov      al,[si]    ; Load AL from [src]
0000:1013 88 05         mov      [di],al    ; Store AL to [dst]
0000:1015 46           inc      si          ; Increment src
0000:1016 47           inc      di          ; Increment dst
0000:1017 49           dec      cx          ; Decrement len
0000:1018 75 F7         jnz     loop        ; Repeat the loop

0000:101A 07           done     pop      es          ; Restore ES
0000:101B 5D           pop      bp          ; Restore previous call frame
0000:101C 29 C0         sub      ax,ax        ; Set AX = 0
0000:101E C3           ret              ; Return
0000:101F                end proc

```

[http://en.wikipedia.org/wiki/Intel_8086]

Intel 8086 Example

Memory Address

```

; _memcpy(dst, src, len)
; Copy a block of memory from one location to another.
;
; Entry stack parameters
;     [BP+6] = len, Number of bytes to copy
;     [BP+4] = src, Address of source data block
;     [BP+2] = dst, Address of target data block
;
; Return registers
;     AX = Zero

0000:1000          org      1000h          ; Start at 0000:1000h

0000:1000          _memcpy  proc
0000:1000 55        push     bp             ; Set up the call frame
0000:1001 89 E5     mov      bp,sp
0000:1003 06        push     es             ; Save ES
0000:1004 8B 4E 06   mov      cx,[bp+6]      ; Set CX = len
0000:1007 E3 11     jcxz     done           ; If len=0, return
0000:1009 8B 76 04   mov      si,[bp+4]      ; Set SI = src
0000:100C 8B 7E 02   mov      di,[bp+2]      ; Set DI = dst
0000:100F 1E        push     ds             ; Set ES = DS
0000:1010 07        pop      es

0000:1011 8A 04     loop     mov      al,[si]      ; Load AL from [src]
0000:1013 88 05     mov      [di],al      ; Store AL to [dst]
0000:1015 46        inc      si             ; Increment src
0000:1016 47        inc      di             ; Increment dst
0000:1017 49        dec      cx             ; Decrement len
0000:1018 75 F7     jnz      loop           ; Repeat the loop

0000:101A 07        done     pop      es             ; Restore ES
0000:101B 5D        pop      bp             ; Restore previous call frame
0000:101C 29 C0     sub      ax,ax          ; Set AX = 0
0000:101E C3        ret              ; Return
0000:101F          end proc

```

[http://en.wikipedia.org/wiki/Intel_8086]

Intel 8086 Example

Machine Language

```

; _memcpy(dst, src, len)
; Copy a block of memory from one location to another.
;
; Entry stack parameters
;     [BP+6] = len, Number of bytes to copy
;     [BP+4] = src, Address of source data block
;     [BP+2] = dst, Address of target data block
;
; Return registers
;     AX = Zero

0000:1000                org     1000h           ; Start at 0000:1000h

0000:1000    _memcpy    proc
0000:1000    55          push    bp             ; Set up the call frame
0000:1001    89 E5       mov     bp,sp
0000:1003    06          push    es             ; Save ES
0000:1004    8B 4E 06     mov     cx,[bp+6]      ; Set CX = len
0000:1007    E3 11       jcxz    done           ; If len=0, return
0000:1009    8B 76 04     mov     si,[bp+4]      ; Set SI = src
0000:100C    8B 7E 02     mov     di,[bp+2]      ; Set DI = dst
0000:100F    1E          push    ds             ; Set ES = DS
0000:1010    07          pop     es

0000:1011    8A 04       loop    mov     al,[si]      ; Load AL from [src]
0000:1013    88 05       loop    mov     [di],al      ; Store AL to [dst]
0000:1015    46          loop    inc     si             ; Increment src
0000:1016    47          loop    inc     di             ; Increment dst
0000:1017    49          loop    dec     cx             ; Decrement len
0000:1018    75 F7       loop    jnz     loop           ; Repeat the loop

0000:101A    07          done    pop     es             ; Restore ES
0000:101B    5D          done    pop     bp             ; Restore previous call frame
0000:101C    29 C0       done    sub     ax,ax          ; Set AX = 0
0000:101E    C3          done    ret                     ; Return
0000:101F                end proc

```

[http://en.wikipedia.org/wiki/Intel_8086]

Intel 8086 Example

```
; _memcpy(dst, src, len)
; Copy a block of memory from one location to another.
;
; Entry stack parameters
;     [BP+6] = len, Number of bytes to copy
;     [BP+4] = src, Address of source data block
;     [BP+2] = dst, Address of target data block
;
; Return registers
;     AX = Zero
```

Assembly Language

0000:1000	org	1000h	; Start at 0000:1000h
0000:1000	_memcpy	proc	
0000:1000 55		push	bp ; Set up the call frame
0000:1001 89 E5		mov	bp,sp
0000:1003 06		push	es ; Save ES
0000:1004 8B 4E 06		mov	cx,[bp+6] ; Set CX = len
0000:1007 E3 11		jcxz	done ; If len=0, return
0000:1009 8B 76 04		mov	si,[bp+4] ; Set SI = src
0000:100C 8B 7E 02		mov	di,[bp+2] ; Set DI = dst
0000:100F 1E		push	ds ; Set ES = DS
0000:1010 07		pop	es
0000:1011 8A 04	loop	mov	al,[si] ; Load AL from [src]
0000:1013 88 05		mov	[di],al ; Store AL to [dst]
0000:1015 46		inc	si ; Increment src
0000:1016 47		inc	di ; Increment dst
0000:1017 49		dec	cx ; Decrement len
0000:1018 75 F7		jnz	loop ; Repeat the loop
0000:101A 07	done	pop	es ; Restore ES
0000:101B 5D		pop	bp ; Restore previous call frame
0000:101C 29 C0		sub	ax,ax ; Set AX = 0
0000:101E C3		ret	; Return
0000:101F		end proc	

[http://en.wikipedia.org/wiki/Intel_8086]

Intel 8086 Example

```

; _memcpy(dst, src, len)
; Copy a block of memory from one location to another.
;
; Entry stack parameters
;     [BP+6] = len, Number of bytes to copy
;     [BP+4] = src, Address of source data block
;     [BP+2] = dst, Address of target data block
;
; Return registers
;     AX = Zero


```

Comments


0000:1000		org	1000h	; Start at 0000:1000h
0000:1000		_memcpy	proc	
0000:1000 55			push	bp
0000:1001 89 E5			mov	bp,sp
0000:1003 06			push	es
0000:1004 8B 4E 06			mov	cx,[bp+6]
0000:1007 E3 11			jcxz	done
0000:1009 8B 76 04			mov	si,[bp+4]
0000:100C 8B 7E 02			mov	di,[bp+2]
0000:100F 1E			push	ds
0000:1010 07			pop	es
0000:1011 8A 04	loop		mov	al,[si]
0000:1013 88 05			mov	[di],al
0000:1015 46			inc	si
0000:1016 47			inc	di
0000:1017 49			dec	cx
0000:1018 75 F7			jnz	loop
0000:101A 07	done		pop	es
0000:101B 5D			pop	bp
0000:101C 29 C0			sub	ax,ax
0000:101E C3			ret	
0000:101F			end proc	

[http://en.wikipedia.org/wiki/Intel_8086]


i281 CPU Architecture




i281 CPU



i281 CPU




i281 CPU



i281 CPU

i281 Simulator

i281 Simulator



To try the simulator, go to the class web page and follow the link.

i281 Example:
Add the numbers from 1 to 5

i281 Example:
Add the numbers from 1 to 5

C Language v.s. Assembly Language

C Version

```
// C Version
//
// Add the numbers from 1 to 5 using a for loop.

int main()
{
    int N=5;
    int i, sum;

    sum=0;
    for(i=1; i<=N; i++)
        sum+=i;

    // printf("%d\n", sum);
}
```

i281 Assembly Version

.data

```
N      BYTE    5
i      BYTE    ?
sum    BYTE    ?
```

.code

```
        LOADI   B, 0          ; sum=0
        LOADI   A, 1          ; i=1
        LOAD    D, [N]        ; register_D=N
Loop:   CMP     A, D           ; i<=N ?
        BRG     End           ; exit if i>N
Add:    ADD     B, A           ; sum+=i
        ADDI    A, 1          ; i++
        JUMP    Loop          ; next iteration
End:    STORE   [sum], B       ; update the memory for sum
```

; Register allocation:

; A: i

; B: sum

; C: <not used>

; D: N

i281 Assembly Version

.data

```
N      BYTE    5
i      BYTE    ?
sum    BYTE    ?
```

.code

```
      LOADI    B, 0      ; sum=0
      LOADI    A, 1      ; i=1
      LOAD     D, [N]    ; register_D=N
Loop:  CMP     A, D      ; i<=N ?
      BRG     End       ; exit if i>N
Add:   ADD     B, A      ; sum+=i
      ADDI    A, 1      ; i++
      JUMP    Loop      ; next iteration
End:   STORE   [sum], B  ; update the memory for sum
```

; Register allocation:

; A: i

; B: sum

; C: <not used>

; D: N

Add the numbers from 1 to 5

```
// C Version
// using a for loop

int main()
{
    int N=5;
    int i, sum;

    sum=0;
    for(i=1; i<=N; i++) {
        sum+=i;
    }

    // printf("%d\n", sum);
}
```

```
; Assembly Version

.data
N      BYTE    5
i      BYTE    ?
sum    BYTE    ?

.code

        LOADI   B, 0      ; sum=0
        LOADI   A, 1      ; i=1
        LOAD    D, [N]    ; register_D=N
Loop:   CMP     A, D      ; i<=N ?
        BRG     End      ; exit if i>N
Add:    ADD     B, A      ; sum+=i
        ADDI    A, 1      ; i++
        JUMP    Loop     ; next iteration
End:    STORE   [sum], B  ; write B to sum
```

Add the numbers from 1 to 5

```
// C Version
// using a for loop

int main()
{
    int N=5;
    int i, sum;

    sum=0;
    for(i=1; i<=N; i++) {
        sum+=i;
    }

    // printf("%d\n", sum);
}
```

```
; Assembly Version

.data
N          BYTE    5
i          BYTE    ?
sum        BYTE    ?

.code

        LOADI    B, 0        ; sum=0
        LOADI    A, 1        ; i=1
        LOAD     D, [N]      ; register_D=N
Loop:    CMP      A, D        ; i<=N ?
        BRG      End        ; exit if i>N
Add:     ADD      B, A        ; sum+=i
        ADDI     A, 1        ; i++
        JUMP     Loop        ; next iteration
End:     STORE    [sum], B    ; write B to sum
```

Add the numbers from 1 to 5

```
// C Version
// using a for loop

int main()
{
    int N=5;
    int i, sum;

    sum=0;
    for(i=1; i<=N; i++) {
        sum+=i;
    }

    // printf("%d\n", sum);
}
```

```
; Assembly Version

.data
N      BYTE    5
i      BYTE    ?
sum     BYTE    ?

.code

        LOADI   B, 0      ; sum=0
        LOADI   A, 1      ; i=1
        LOAD    D, [N]    ; register_D=N
Loop:   CMP     A, D      ; i<=N ?
        BRG     End      ; exit if i>N
Add:    ADD     B, A      ; sum+=i
        ADDI    A, 1      ; i++
        JUMP    Loop     ; next iteration
End:    STORE   [sum], B  ; write B to sum
```

Add the numbers from 1 to 5

```
// C Version
// using a for loop

int main()
{
    int N=5;
    int i, sum;

    sum=0;
    for(i=1; i<=N; i++) {
        sum+=i;
    }

    // printf("%d\n", sum);
}
```

```
; Assembly Version

.data
N      BYTE    5
i      BYTE    ?
sum    BYTE    ?

.code

        LOADI   B, 0      ; sum=0
        LOADI   A, 1      ; i=1
        LOAD    D, [N]    ; register_D=N
Loop:   CMP     A, D      ; i<=N ?
        BRG     End      ; exit if i>N
Add:    ADD     B, A      ; sum+=i
        ADDI    A, 1      ; i++
        JUMP    Loop     ; next iteration
End:    STORE   [sum], B  ; write B to sum
```

Add the numbers from 1 to 5

```
// C Version
// using a for loop

int main()
{
    int N=5;
    int i, sum;

    sum=0;
    for(i=1; i<=N; i++) {
        sum+=i;
    }

    // printf("%d\n", sum);
}
```

```
; Assembly Version

.data
N      BYTE    5
i      BYTE    ?
sum     BYTE    ?

.code

        LOADI   B, 0      ; sum=0
        LOADI   A, 1      ; i=1
        LOAD    D, [N]    ; register_D=N
Loop:   CMP     A, D      ; i<=N ?
        BRG     End      ; exit if i>N
Add:    ADD     B, A      ; sum+=i
        ADDI    A, 1      ; i++
        JUMP    Loop     ; next iteration
End:    STORE   [sum], B  ; write B to sum
```

Add the numbers from 1 to 5

```
// C Version
// using a for loop

int main()
{
    int N=5;
    int i, sum;

    sum=0;
    for(i=1; i<=N; i++) {
        sum+=i;
    }

    // printf("%d\n", sum);
}
```

i=1

```
; Assembly Version

.data
N      BYTE    5
i      BYTE    ?
sum    BYTE    ?

.code

        LOADI   B, 0      ; sum=0
        LOADI   A, 1      ; i=1
        LOAD    D, [N]    ; register_D=N
Loop:   CMP     A, D      ; i<=N ?
        BRG     End      ; exit if i>N
Add:    ADD     B, A      ; sum+=i
        ADDI    A, 1      ; i++
        JUMP    Loop     ; next iteration
End:    STORE   [sum], B  ; write B to sum
```

Add the numbers from 1 to 5

```
// C Version
// using a for loop

int main()
{
    int N=5;
    int i, sum;

    sum=0;
    for(i=1; i<=N; i++) {
        sum+=i;
    }

    // printf("%d\n", sum);
}
```

This has no analog in the C version,
which is written in a high-level language.

```
; Assembly Version

.data
N      BYTE    5
i      BYTE    ?
sum     BYTE    ?

.code

        LOADI   B, 0      ; sum=0
        LOADI   A, 1      ; i=1
        LOAD    D, [N]    ; register_D=N
Loop:   CMP     A, D      ; i<=N ?
        BRG     End      ; exit if i>N
Add:    ADD     B, A      ; sum+=i
        ADDI    A, 1      ; i++
        JUMP    Loop     ; next iteration
End:    STORE   [sum], B  ; write B to sum
```

Load the value of N into register D.

Add the numbers from 1 to 5

```
// C Version
// using a for loop

int main()
{
    int N=5;
    int i, sum;

    sum=0;
    for(i=1; i<=N; i++) {
        sum+=i;
    }

    // printf("%d\n", sum);
}
```

```
; Assembly Version

.data
N      BYTE    5
i      BYTE    ?
sum     BYTE    ?

.code

        LOADI   B, 0      ; sum=0
        LOADI   A, 1      ; i=1
        LOAD    D, [N]    ; register_D=N
Loop:   CMP     A, D      ; i<=N ?
        BRG     End      ; exit if i>N
Add:    ADD     B, A      ; sum+=i
        ADDI    A, 1      ; i++
        JUMP    Loop     ; next iteration
End:    STORE   [sum], B  ; write B to sum
```

Add the numbers from 1 to 5

```
// C Version
// using a for loop

int main()
{
    int N=5;
    int i, sum;

    sum=0;
    for(i=1; i<=N; i++) {
        sum+=i;
    }

    // printf("%d\n", sum);
}
```

```
; Assembly Version

.data
N      BYTE    5
i      BYTE    ?
sum     BYTE    ?

.code

        LOADI   B, 0      ; sum=0
        LOADI   A, 1      ; i=1
        LOAD    D, [N]    ; register_D=N
Loop:   CMP     A, D      ; i<=N ?
        BRG     End      ; exit if i>N
Add:    ADD     B, A      ; sum+=i
        ADDI    A, 1      ; i++
        JUMP    Loop     ; next iteration
End:    STORE   [sum], B  ; write B to sum
```

Add the numbers from 1 to 5

```
// C Version
// using a for loop

int main()
{
    int N=5;
    int i, sum;

    sum=0;
    for(i=1; i<=N; i++) {
        sum+=i;
    }

    // printf("%d\n", sum);
}
```

```
; Assembly Version

.data
N      BYTE    5
i      BYTE    ?
sum     BYTE    ?

.code

        LOADI   B, 0      ; sum=0
        LOADI   A, 1      ; i=1
        LOAD    D, [N]    ; register_D=N
Loop:   CMP     A, D      ; i<=N ?
        BRG     End      ; exit if i>N
Add:    ADD     B, A      ; sum+=i
        ADDI    A, 1      ; i++
        JUMP    Loop     ; next iteration
End:    STORE   [sum], B  ; write B to sum
```

Add the numbers from 1 to 5

```
// C Version
// using a for loop

int main()
{
    int N=5;
    int i, sum;

    sum=0;
    for(i=1; i<=N; i++) {
        sum+=i;
    }

    // printf("%d\n", sum);
}
```

```
; Assembly Version

.data
N      BYTE    5
i      BYTE    ?
sum     BYTE    ?

.code

        LOADI   B, 0      ; sum=0
        LOADI   A, 1      ; i=1
        LOAD    D, [N]    ; register_D=N
Loop:   CMP     A, D      ; i<=N ?
        BRG     End      ; exit if i>N
Add:    ADD     B, A      ; sum+=i
        ADDI    A, 1      ; i++
        JUMP    Loop     ; next iteration
End:    STORE   [sum], B  ; write B to sum
```

Add the numbers from 1 to 5

```
// C Version
// using a for loop

int main()
{
    int N=5;
    int i, sum;

    sum=0;
    for(i=1; i<=N; i++) {
        sum+=i;
    }

    // printf("%d\n", sum);
}
```

i=2

```
; Assembly Version

.data
N      BYTE    5
i      BYTE    ?
sum     BYTE    ?

.code

        LOADI   B, 0      ; sum=0
        LOADI   A, 1      ; i=1
        LOAD    D, [N]    ; register_D=N
Loop:   CMP      A, D      ; i<=N ?
        BRG     End      ; exit if i>N
Add:    ADD      B, A      ; sum+=i
        ADDI    A, 1      ; i++
        JUMP    Loop      ; next iteration
End:    STORE    [sum], B  ; write B to sum
```

Add the numbers from 1 to 5

```
// C Version
// using a for loop

int main()
{
    int N=5;
    int i, sum;

    sum=0;
    for(i=1; i<=N; i++) {
        sum+=i;
    }

    // printf("%d\n", sum);
}
```

```
; Assembly Version

.data
N      BYTE    5
i      BYTE    ?
sum     BYTE    ?

.code

        LOADI   B, 0      ; sum=0
        LOADI   A, 1      ; i=1
        LOAD    D, [N]    ; register_D=N
Loop:   CMP     A, D      ; i<=N ?
        BRG     End      ; exit if i>N
Add:    ADD     B, A      ; sum+=i
        ADDI    A, 1      ; i++
        JUMP    Loop     ; next iteration
End:    STORE   [sum], B  ; write B to sum
```

Add the numbers from 1 to 5

```
// C Version
// using a for loop

int main()
{
    int N=5;
    int i, sum;

    sum=0;
    for(i=1; i<=N; i++) {
        sum+=i;
    }

    // printf("%d\n", sum);
}
```

```
; Assembly Version

.data
N          BYTE    5
i          BYTE    ?
sum        BYTE    ?

.code

        LOADI    B, 0        ; sum=0
        LOADI    A, 1        ; i=1
        LOAD     D, [N]      ; register_D=N
Loop:    CMP      A, D        ; i<=N ?
        BRG      End        ; exit if i>N
Add:     ADD      B, A        ; sum+=i
        ADDI     A, 1        ; i++
        JUMP     Loop        ; next iteration
End:     STORE    [sum], B    ; write B to sum
```

Add the numbers from 1 to 5

```
// C Version
// using a for loop

int main()
{
    int N=5;
    int i, sum;

    sum=0;
    for(i=1; i<=N; i++) {
        sum+=i;
    }

    // printf("%d\n", sum);
}
```

```
; Assembly Version

.data
N      BYTE    5
i      BYTE    ?
sum     BYTE    ?

.code

        LOADI   B, 0      ; sum=0
        LOADI   A, 1      ; i=1
        LOAD    D, [N]    ; register_D=N
Loop:   CMP     A, D      ; i<=N ?
        BRG     End      ; exit if i>N
Add:    ADD     B, A      ; sum+=i
        ADDI    A, 1      ; i++
        JUMP    Loop     ; next iteration
End:    STORE   [sum], B  ; write B to sum
```

Add the numbers from 1 to 5

```
// C Version
// using a for loop

int main()
{
    int N=5;
    int i, sum;

    sum=0;
    for(i=1; i<=N; i++) {
        sum+=i;
    }

    // printf("%d\n", sum);
}
```

i=3

```
; Assembly Version

.data
N      BYTE    5
i      BYTE    ?
sum     BYTE    ?

.code

        LOADI   B, 0      ; sum=0
        LOADI   A, 1      ; i=1
        LOAD    D, [N]    ; register_D=N
Loop:   CMP      A, D      ; i<=N ?
        BRG     End      ; exit if i>N
Add:    ADD      B, A      ; sum+=i
        ADDI    A, 1      ; i++
        JUMP    Loop      ; next iteration
End:    STORE    [sum], B  ; write B to sum
```

Add the numbers from 1 to 5

```
// C Version
// using a for loop

int main()
{
    int N=5;
    int i, sum;

    sum=0;
    for(i=1; i<=N; i++) {
        sum+=i;
    }

    // printf("%d\n", sum);
}
```

```
; Assembly Version

.data
N      BYTE    5
i      BYTE    ?
sum     BYTE    ?

.code

        LOADI   B, 0      ; sum=0
        LOADI   A, 1      ; i=1
        LOAD    D, [N]    ; register_D=N
Loop:   CMP     A, D      ; i<=N ?
        BRG     End      ; exit if i>N
Add:    ADD     B, A      ; sum+=i
        ADDI    A, 1      ; i++
        JUMP    Loop     ; next iteration
End:    STORE   [sum], B  ; write B to sum
```

Add the numbers from 1 to 5

```
// C Version
// using a for loop

int main()
{
    int N=5;
    int i, sum;

    sum=0;
    for(i=1; i<=N; i++) {
        sum+=i;
    }

    // printf("%d\n", sum);
}
```

```
; Assembly Version

.data
N      BYTE    5
i      BYTE    ?
sum     BYTE    ?

.code

        LOADI   B, 0      ; sum=0
        LOADI   A, 1      ; i=1
        LOAD     D, [N]    ; register_D=N
Loop:    CMP     A, D      ; i<=N ?
        BRG     End      ; exit if i>N
Add:     ADD     B, A      ; sum+=i
        ADDI    A, 1      ; i++
        JUMP    Loop      ; next iteration
End:     STORE   [sum], B  ; write B to sum
```

Add the numbers from 1 to 5

```
// C Version
// using a for loop

int main()
{
    int N=5;
    int i, sum;

    sum=0;
    for(i=1; i<=N; i++) {
        sum+=i;
    }

    // printf("%d\n", sum);
}
```

```
; Assembly Version

.data
N      BYTE    5
i      BYTE    ?
sum     BYTE    ?

.code

        LOADI   B, 0      ; sum=0
        LOADI   A, 1      ; i=1
        LOAD    D, [N]    ; register_D=N
Loop:   CMP     A, D      ; i<=N ?
        BRG     End      ; exit if i>N
Add:    ADD     B, A      ; sum+=i
        ADDI    A, 1      ; i++
        JUMP    Loop     ; next iteration
End:    STORE   [sum], B  ; write B to sum
```

Add the numbers from 1 to 5

```
// C Version
// using a for loop

int main()
{
    int N=5;
    int i, sum;

    sum=0;
    for(i=1; i<=N; i++) {
        sum+=i;
    }

    // printf("%d\n", sum);
}
```

i=4

```
; Assembly Version

.data
N      BYTE    5
i      BYTE    ?
sum     BYTE    ?

.code

        LOADI   B, 0      ; sum=0
        LOADI   A, 1      ; i=1
        LOAD    D, [N]    ; register_D=N
Loop:   CMP      A, D      ; i<=N ?
        BRG     End       ; exit if i>N
Add:    ADD      B, A      ; sum+=i
        ADDI    A, 1      ; i++
        JUMP    Loop      ; next iteration
End:    STORE    [sum], B  ; write B to sum
```

Add the numbers from 1 to 5

```
// C Version
// using a for loop

int main()
{
    int N=5;
    int i, sum;

    sum=0;
    for(i=1; i<=N; i++) {
        sum+=i;
    }

    // printf("%d\n", sum);
}
```

```
; Assembly Version

.data
N      BYTE    5
i      BYTE    ?
sum     BYTE    ?

.code

        LOADI   B, 0      ; sum=0
        LOADI   A, 1      ; i=1
        LOAD    D, [N]    ; register_D=N
Loop:   CMP     A, D      ; i<=N ?
        BRG     End      ; exit if i>N
Add:    ADD     B, A      ; sum+=i
        ADDI    A, 1      ; i++
        JUMP    Loop     ; next iteration
End:    STORE   [sum], B  ; write B to sum
```

Add the numbers from 1 to 5

```
// C Version
// using a for loop

int main()
{
    int N=5;
    int i, sum;

    sum=0;
    for(i=1; i<=N; i++) {
        sum+=i;
    }

    // printf("%d\n", sum);
}
```

```
; Assembly Version

.data
N          BYTE    5
i          BYTE    ?
sum        BYTE    ?

.code

        LOADI    B, 0        ; sum=0
        LOADI    A, 1        ; i=1
        LOAD     D, [N]      ; register_D=N
Loop:    CMP      A, D        ; i<=N ?
        BRG      End        ; exit if i>N
Add:     ADD      B, A        ; sum+=i
        ADDI     A, 1        ; i++
        JUMP     Loop        ; next iteration
End:     STORE    [sum], B    ; write B to sum
```

Add the numbers from 1 to 5

```
// C Version
// using a for loop

int main()
{
    int N=5;
    int i, sum;

    sum=0;
    for(i=1; i<=N; i++) {
        sum+=i;
    }

    // printf("%d\n", sum);
}
```

```
; Assembly Version

.data
N      BYTE    5
i      BYTE    ?
sum     BYTE    ?

.code

        LOADI   B, 0      ; sum=0
        LOADI   A, 1      ; i=1
        LOAD    D, [N]    ; register_D=N
Loop:   CMP     A, D      ; i<=N ?
        BRG     End      ; exit if i>N
Add:    ADD     B, A      ; sum+=i
        ADDI    A, 1      ; i++
        JUMP    Loop     ; next iteration
End:    STORE   [sum], B  ; write B to sum
```

Add the numbers from 1 to 5

```
// C Version
// using a for loop

int main()
{
    int N=5;
    int i, sum;

    sum=0;
    for(i=1; i<=N; i++) {
        sum+=i;
    }

    // printf("%d\n", sum);
}
```

i=5

```
; Assembly Version

.data
N      BYTE    5
i      BYTE    ?
sum    BYTE    ?

.code

        LOADI   B, 0      ; sum=0
        LOADI   A, 1      ; i=1
        LOAD    D, [N]    ; register_D=N
Loop:   CMP     A, D      ; i<=N ?
        BRG     End      ; exit if i>N
Add:    ADD     B, A      ; sum+=i
        ADDI    A, 1      ; i++
        JUMP    Loop     ; next iteration
End:    STORE   [sum], B  ; write B to sum
```

Add the numbers from 1 to 5

```
// C Version
// using a for loop

int main()
{
    int N=5;
    int i, sum;

    sum=0;
    for(i=1; i<=N; i++) {
        sum+=i;
    }

    // printf("%d\n", sum);
}
```

```
; Assembly Version

.data
N      BYTE    5
i      BYTE    ?
sum     BYTE    ?

.code

        LOADI   B, 0      ; sum=0
        LOADI   A, 1      ; i=1
        LOAD    D, [N]    ; register_D=N
Loop:   CMP      A, D      ; i<=N ?
        BRG     End      ; exit if i>N
Add:    ADD      B, A      ; sum+=i
        ADDI    A, 1      ; i++
        JUMP    Loop      ; next iteration
End:    STORE    [sum], B  ; write B to sum
```

Add the numbers from 1 to 5

```
// C Version
// using a for loop

int main()
{
    int N=5;
    int i, sum;

    sum=0;
    for(i=1; i<=N; i++) {
        sum+=i;
    }

    // printf("%d\n", sum);
}
```

```
; Assembly Version

.data
N      BYTE    5
i      BYTE    ?
sum     BYTE    ?

.code

        LOADI   B, 0      ; sum=0
        LOADI   A, 1      ; i=1
        LOAD    D, [N]    ; register_D=N
Loop:   CMP     A, D      ; i<=N ?
        BRG     End      ; exit if i>N
Add:    ADD     B, A      ; sum+=i
        ADDI    A, 1      ; i++
        JUMP    Loop     ; next iteration
End:    STORE   [sum], B  ; write B to sum
```

Add the numbers from 1 to 5

```
// C Version
// using a for loop

int main()
{
    int N=5;
    int i, sum;

    sum=0;
    for(i=1; i<=N; i++) {
        sum+=i;
    }

    // printf("%d\n", sum);
}
```

```
; Assembly Version

.data
N      BYTE    5
i      BYTE    ?
sum    BYTE    ?

.code

        LOADI   B, 0      ; sum=0
        LOADI   A, 1      ; i=1
        LOAD    D, [N]    ; register_D=N
Loop:   CMP     A, D      ; i<=N ?
        BRG     End      ; exit if i>N
Add:    ADD     B, A      ; sum+=i
        ADDI    A, 1      ; i++
        JUMP    Loop     ; next iteration
End:    STORE   [sum], B  ; write B to sum
```

Add the numbers from 1 to 5

```
// C Version
// using a for loop

int main()
{
    int N=5;
    int i, sum;

    sum=0;
    for(i=1; i<=N; i++) {
        sum+=i;
    }

    // printf("%d\n", sum);
}
```

i=6

```
; Assembly Version

.data
N      BYTE    5
i      BYTE    ?
sum    BYTE    ?

.code

        LOADI   B, 0      ; sum=0
        LOADI   A, 1      ; i=1
        LOAD    D, [N]    ; register_D=N
Loop:   CMP     A, D      ; i<=N ?
        BRG     End      ; exit if i>N
Add:    ADD     B, A      ; sum+=i
        ADDI    A, 1      ; i++
        JUMP    Loop     ; next iteration
End:    STORE   [sum], B  ; write B to sum
```

Add the numbers from 1 to 5

```
// C Version
// using a for loop

int main()
{
    int N=5;
    int i, sum;

    sum=0;
    for(i=1; i<=N; i++) {
        sum+=i;
    }

    // printf("%d\n", sum);
}
```

```
; Assembly Version

.data
N      BYTE    5
i      BYTE    ?
sum     BYTE    ?

.code

        LOADI   B, 0      ; sum=0
        LOADI   A, 1      ; i=1
        LOAD    D, [N]    ; register_D=N
Loop:   CMP      A, D      ; i<=N ?
        BRG     End      ; exit if i>N
Add:    ADD      B, A      ; sum+=i
        ADDI    A, 1      ; i++
        JUMP    Loop      ; next iteration
End:    STORE    [sum], B ; write B to sum
```

i281 Example:
Add the numbers from 1 to 5

Assembly Language v.s. Machine Language

i281 Assembly Code

.data

```
N      BYTE    5
i      BYTE    ?
sum    BYTE    ?
```

.code

```
      LOADI    B, 0      ; sum=0
      LOADI    A, 1      ; i=1
      LOAD     D, [N]     ; register_D=N
Loop:  CMP      A, D      ; i<=N ?
      BRG      End       ; exit if i>N
Add:   ADD      B, A      ; sum+=i
      ADDI     A, 1       ; i++
      JUMP     Loop      ; next iteration
End:   STORE    [sum], B  ; update the memory for sum
```

i281 Assembly Code

.data

N	BYTE	5
i	BYTE	?
sum	BYTE	?

.code

	LOADI	B, 0
	LOADI	A, 1
	LOAD	D, [N]
Loop:	CMP	A, D
	BRG	End
Add:	ADD	B, A
	ADDI	A, 1
	JUMP	Loop
End:	STORE	[sum], B

Mapping Assembly to Machine Code

.data

N **BYTE** **5**
i **BYTE** **?**
sum **BYTE** **?**

Data Memory:

00000101
00000000
00000000

.code

LOADI **B, 0**
 LOADI **A, 1**
 LOAD **D, [N]**
Loop: **CMP** **A, D**
 BRG **End**
Add: **ADD** **B, A**
 ADDI **A, 1**
 JUMP **Loop**
End: **STORE** **[sum], B**

Code Memory:

0011010000000000
0011000000000001
1000110000000000
1101001100000000
1111001000000011
0100010000000000
0101000000000001
1110000011111011
1010010000000010

Assembly Language

Machine Language

Mapping Assembly to Machine Code

.data

N **BYTE** **5**
i **BYTE** **?**
sum **BYTE** **?**

Data Memory:

0000 0101
0000 0000
0000 0000

.code

LOADI **B, 0**
 LOADI **A, 1**
 LOAD **D, [N]**
Loop: **CMP** **A, D**
 BRG **End**
Add: **ADD** **B, A**
 ADDI **A, 1**
 JUMP **Loop**
End: **STORE** **[sum], B**

Code Memory:

0011 0100 0000 0000
0011 0000 0000 0001
1000 1100 0000 0000
1101 0011 0000 0000
1111 0010 0000 0011
0100 0100 0000 0000
0101 0000 0000 0001
1110 0000 1111 1011
1010 0100 0000 0010

Assembly Language

Machine Language
in Binary

Mapping Assembly to Machine Code

.data

N **BYTE** **5**
i **BYTE** **?**
sum **BYTE** **?**

Data Memory:

0 **5**
0 **0**
0 **0**

.code

LOADI **B, 0**
 LOADI **A, 1**
 LOAD **D, [N]**
Loop: **CMP** **A, D**
 BRG **End**
Add: **ADD** **B, A**
 ADDI **A, 1**
 JUMP **Loop**
End: **STORE** **[sum], B**

Code Memory:

3 **4** **0** **0**
3 **0** **0** **1**
8 **C** **0** **0**
D **3** **0** **0**
F **2** **0** **3**
4 **4** **0** **0**
5 **0** **0** **1**
E **0** **F** **B**
A **4** **0** **2**

Assembly Language

Machine Language
in Binary

Mapping Assembly to Machine Code

.data

N BYTE 5
i BYTE ?
sum BYTE ?

Data Memory:

05
00
00

.code

LOADI B, 0
LOADI A, 1
LOAD D, [N]
Loop: CMP A, D
BRG End
Add: ADD B, A
ADDI A, 1
JUMP Loop
End: STORE [sum], B

Code Memory:

34 00
30 01
8C 00
D3 00
F2 03
44 00
50 01
E0 FB
A4 02

Assembly Language

Machine Language
in Hexadecimal

i281 Example:
Add the numbers from 1 to 5

Preview of OPCODEs

Mapping Assembly to Machine Code

.data

N **BYTE** **5**
i **BYTE** **?**
sum **BYTE** **?**

Data Memory:

00000101
00000000
00000000

.code

LOADI **B, 0**
 LOADI **A, 1**
 LOAD **D, [N]**
Loop: **CMP** **A, D**
 BRG **End**
Add: **ADD** **B, A**
 ADDI **A, 1**
 JUMP **Loop**
End: **STORE** **[sum], B**

Code Memory:

0011010000000000
0011000000000001
1000110000000000
1101001100000000
1111001000000011
0100010000000000
0101000000000001
1110000011111011
1010010000000010

Assembly Language

Machine Language

Mapping Assembly to Machine Code

.data

N **BYTE** **5**
i **BYTE** **?**
sum **BYTE** **?**

Data Memory:

00000101
00000000
00000000

.code

LOADI **B, 0**
 LOADI **A, 1**
 LOAD **D, [N]**
Loop: **CMP** **A, D**
 BRG **End**
Add: **ADD** **B, A**
 ADDI **A, 1**
 JUMP **Loop**
End: **STORE** **[sum], B**

Code Memory:

00110100_00000000
00110000_00000001
10001100_00000000
11010011_00000000
11110010_00000011
01000100_00000000
01010000_00000001
11100000_11111011
10100100_00000010

Assembly Language

Machine Language

Mapping Assembly to Machine Code

.data

N **BYTE** **5**
i **BYTE** **?**
sum **BYTE** **?**

Data Memory:

00000101
00000000
00000000

.code

LOADI **B, 0**
 LOADI **A, 1**
 LOAD **D, [N]**
Loop: **CMP** **A, D**
 BRG **End**
Add: **ADD** **B, A**
 ADDI **A, 1**
 JUMP **Loop**
End: **STORE** **[sum], B**

Code Memory:

0011_01_00_00000000
0011_00_00_00000001
1000_11_00_00000000
1101_00_11_00000000
1111_00_10_00000011
0100_01_00_00000000
0101_00_00_00000001
1110_00_00_11111011
1010_01_00_00000010

Assembly Language

Machine Language

Mapping Assembly to Machine Code

.data

N **BYTE** **5**
i **BYTE** **?**
sum **BYTE** **?**

Data Memory:

00000101
00000000
00000000

.code

LOADI **B, 0**
 LOADI **A, 1**
 LOAD **D, [N]**
Loop: **CMP** **A, D**
 BRG **End**
Add: **ADD** **B, A**
 ADDI **A, 1**
 JUMP **Loop**
End: **STORE** **[sum], B**

Code Memory:

0011_01_00_00000000
0011_00_00_00000001
1000_11_00_00000000
1101_00_11_00000000
1111_00_10_00000011
0100_01_00_00000000
0101_00_00_00000001
1110_00_00_11111011
1010_01_00_00000010

Mapping Assembly to Machine Code

.data

N **BYTE** **5**
i **BYTE** **?**
sum **BYTE** **?**

Data Memory:

00000101
00000000
00000000

.code

LOADI **B, 0**
 LOADI **A, 1**
 LOAD **D, [N]**
Loop: **CMP** **A, D**
 BRG **End**
Add: **ADD** **B, A**
 ADDI **A, 1**
 JUMP **Loop**
End: **STORE** **[sum], B**

Code Memory:

0011_01_00_00000000
0011_00_00_00000001
1000_11_00_00000000
1101_00_11_00000000
1111_00_10_00000011
0100_01_00_00000000
0101_00_00_00000001
1110_00_00_11111011
1010_01_00_00000010

Mapping Assembly to Machine Code

.data

N **BYTE** **5**
i **BYTE** **?**
sum **BYTE** **?**

Data Memory:

00000101
00000000
00000000

.code

LOADI **B, 0**
 LOADI **A, 1**
 LOAD **D, [N]**
Loop: **CMP** **A, D**
 BRG **End**
Add: **ADD** **B, A**
 ADDI **A, 1**
 JUMP **Loop**
End: **STORE** **[sum], B**

Code Memory:

0011_01_00_00000000
0011_00_00_00000001
1000_11_00_00000000
1101_00_11_00000000
1111_00_10_00000011
0100_01_00_00000000
0101_00_00_00000001
1110_00_00_11111011
1010_01_00_00000010

Mapping Assembly to Machine Code

.data

N **BYTE** **5**
i **BYTE** **?**
sum **BYTE** **?**

Data Memory:

00000101
00000000
00000000

.code

LOADI **B, 0**
 LOADI **A, 1**
 LOAD **D, [N]**
Loop: **CMP** **A, D**
 BRG **End**
Add: **ADD** **B, A**
 ADDI **A, 1**
 JUMP **Loop**
End: **STORE** **[sum], B**

Code Memory:

0011_01_00_00000000
0011_00_00_00000001
1000_11_00_00000000
1101_00_11_00000000
1111_00_10_00000011
0100_01_00_00000000
0101_00_00_00000001
1110_00_00_11111011
1010_01_00_00000010

OPCODE Mapping

.data

N	BYTE	5
i	BYTE	?
sum	BYTE	?

Data Memory:

00000101
00000000
00000000

.code

	LOADI	B, 0
	LOADI	A, 1
	LOAD	D, [N]
Loop:	CMP	A, D
	BRG	End
Add:	ADD	B, A
	ADDI	A, 1
	JUMP	Loop
End:	STORE	[sum], B

Code Memory:

0011_01_00_00000000
0011_00_00_00000001
1000_11_00_00000000
1101_00_11_00000000
1111_00_10_00000011
0100_01_00_00000000
0101_00_00_00000001
1110_00_00_11111011
1010_01_00_00000010

OPCODE Mapping

.data

N	BYTE	5
i	BYTE	?
sum	BYTE	?

Data Memory:

00000101
00000000
00000000

.code

	LOADI	B, 0
	LOADI	A, 1
	LOAD	D, [N]
Loop:	CMP	A, D
	BRG	End
Add:	ADD	B, A
	ADDI	A, 1
	JUMP	Loop
End:	STORE	[sum], B

Code Memory:

0011_01_00_00000000
0011_00_00_00000001
1000_11_00_00000000
1101_00_11_00000000
1111_00_10_00000011
0100_01_00_00000000
0101_00_00_00000001
1110_00_00_11111011
1010_01_00_00000010

Register Parameter Mapping

.data

N	BYTE	5
i	BYTE	?
sum	BYTE	?

Data Memory:

00000101
00000000
00000000

.code

	LOADI	B, 0
	LOADI	A, 1
	LOAD	D, [N]
Loop:	CMP	A, D
	BRG	End
Add:	ADD	B, A
	ADDI	A, 1
	JUMP	Loop
End:	STORE	[sum], B

Code Memory:

0011_01_00_00000000
0011_00_00_00000001
1000_11_00_00000000
1101_00_11_00000000
1111_00_10_00000011
0100_01_00_00000000
0101_00_00_00000001
1110_00_00_11111011
1010_01_00_00000010

Register Parameter Mapping

.data

N	BYTE	5
i	BYTE	?
sum	BYTE	?

Data Memory:

00000101
00000000
00000000

.code

	LOADI	B, 0
	LOADI	A, 1
	LOAD	D, [N]
Loop:	CMP	A, D
	BRG	End
Add:	ADD	B, A
	ADDI	A, 1
	JUMP	Loop
End:	STORE	[sum], B

Code Memory:

0011_01_00_00000000
0011_00_00_00000001
1000_11_00_00000000
1101_00_11_00000000
1111_00_10_00000011
0100_01_00_00000000
0101_00_00_00000001
1110_00_00_11111011
1010_01_00_00000010

Second Register Parameter Mapping

.data

N **BYTE** 5
i **BYTE** ?
sum **BYTE** ?

Data Memory:

00000101
00000000
00000000

.code

LOADI **B**, 0
 LOADI **A**, 1
 LOAD **D**, [N]
Loop: **CMP** **A**, **D**
 BRG End
Add: **ADD** **B**, **A**
 ADDI **A**, 1
 JUMP Loop
End: **STORE** [sum], **B**

Code Memory:

0011_01_00_00000000
0011_00_00_00000001
1000_11_00_00000000
1101_00_11_00000000
1111_00_10_00000011
0100_01_00_00000000
0101_00_00_00000001
1110_00_00_11111011
1010_01_00_00000010

Second Register Parameter Mapping

.data

N **BYTE** 5
i **BYTE** ?
sum **BYTE** ?

Data Memory:

00000101
00000000
00000000

.code

LOADI **B**, 0
 LOADI **A**, 1
 LOAD **D**, [N]
Loop: **CMP** **A**, **D**
 BRG End
Add: **ADD** **B**, **A**
 ADDI **A**, 1
 JUMP Loop
End: **STORE** [sum], **B**

Code Memory:

0011_01_00_00000000
0011_00_00_00000001
1000_11_00_00000000
1101_00_11_00000000
1111_00_10_00000011
0100_01_00_00000000
0101_00_00_00000001
1110_00_00_11111011
1010_01_00_00000010

Value / Address / Offset Mapping

.data

N	BYTE	5
i	BYTE	?
sum	BYTE	?

Data Memory:

00000101
00000000
00000000

.code

	LOADI	B, 0
	LOADI	A, 1
	LOAD	D, [N]
Loop:	CMP	A, D
	BRG	End
Add:	ADD	B, A
	ADDI	A, 1
	JUMP	Loop
End:	STORE	[sum], B

Code Memory:

0011_01_00_00000000
0011_00_00_00000001
1000_11_00_00000000
1101_00_11_00000000
1111_00_10_00000011
0100_01_00_00000000
0101_00_00_00000001
1110_00_00_11111011
1010_01_00_00000010

Value / Address / Offset Mapping

.data

N	BYTE	5
i	BYTE	?
sum	BYTE	?

Data Memory:

00000101
00000000
00000000

.code

	LOADI	B, 0
	LOADI	A, 1
	LOAD	D, [N]
Loop:	CMP	A, D
	BRG	End
Add:	ADD	B, A
	ADDI	A, 1
	JUMP	Loop
End:	STORE	[sum], B

Code Memory:

0011_01_00_00000000
0011_00_00_00000001
1000_11_00_00000000
1101_00_11_00000000
1111_00_10_00000011
0100_01_00_00000000
0101_00_00_00000001
1110_00_00_11111011
1010_01_00_00000010

“Don’t care” bits ...

.data

```
N      BYTE    5
i      BYTE    ?
sum    BYTE    ?
```

Data Memory:

```
00000101
00000000
00000000
```

.code

```
      LOADI    B, 0
      LOADI    A, 1
      LOAD     D, [N]
Loop:  CMP     A, D
      BRG     End
Add:   ADD     B, A
      ADDI    A, 1
      JUMP    Loop
End:   STORE   [sum], B
```

Code Memory:

```
0011_01_dd_00000000
0011_00_dd_00000001
1000_11_dd_00000000
1101_00_11_dddddddd
1111_dd_10_00000011
0100_01_00_dddddddd
0101_00_dd_00000001
1110_dd_dd_11110111
1010_01_dd_00000010
```

... are mapped to 0 by the Assembler

.data

N	BYTE	5
i	BYTE	?
sum	BYTE	?

Data Memory:

00000101
00000000
00000000

.code

	LOADI	B, 0
	LOADI	A, 1
	LOAD	D, [N]
Loop:	CMP	A, D
	BRG	End
Add:	ADD	B, A
	ADDI	A, 1
	JUMP	Loop
End:	STORE	[sum], B

Code Memory:

0011_01_00_00000000
0011_00_00_00000001
1000_11_00_00000000
1101_00_11_00000000
1111_00_10_00000011
0100_01_00_00000000
0101_00_00_00000001
1110_00_00_11111011
1010_01_00_00000010

Mapping Assembly to Machine Code

.data

N **BYTE** **5**
i **BYTE** **?**
sum **BYTE** **?**

Data Memory:


00000101
00000000
00000000

.code


LOADI **B**, **0**
 LOADI **A**, **1**
 LOAD **D**, [**N**]
Loop: **CMP** **A**, **D**
 BRG **End**
Add: **ADD** **B**, **A**
 ADDI **A**, **1**
 JUMP **Loop**
End: **STORE** [**sum**], **B**

Code Memory:


0011_01_00_00000000
0011_00_00_00000001
1000_11_00_00000000
1101_00_11_00000000
1111_00_10_00000011
0100_01_00_00000000
0101_00_00_00000001
1110_00_00_11111011
1010_01_00_00000010




i281 CPU




i281 CPU




i281 CPU



i281 CPU



i281 CPU



i281 CPU

The Assembly Language Instructions

The i281 Assembly Instructions

NOOP	NO OPeration
INPUTC	INPUT into Code memory
INPUTCF	INPUT into Code memory with oFfset
INPUTD	INPUT into Data memory
INPUTDF	INPUT into Data memory with oFfset
MOVE	MOVE the contents of one register into another
LOADI	LOAD Immediate value
LOADP	LOAD Pointer address
ADD	ADD two registers
ADDI	ADD an Immediate value to a register
SUB	SUBtract two registers
SUBI	SUBtract an Immediate value from a register
LOAD	LOAD from a data memory address into a register
LOADF	LOAD with an oFfset specified by another register
STORE	STORE a register into a data memory address
STOREF	STORE with an oFfset specified by another register
SHIFTL	SHIFT Left all bits in a register
SHIFTR	SHIFT Right all bits in a register
CMP	CoMPare the values in two registers
JUMP	JUMP unconditionally to a specified address
BRE	BRanch if Equal
BRZ	BRanch if Zero
BRNE	BRanch if Not Equal
BRNZ	BRanch if Not Zero
BRG	BRanch if Greater
BRGE	BRanch if Greater than or Equal

The i281 Assembly Instructions

NOOP	NO OPERATION
INPUTC	INPUT into Code memory
INPUTCF	INPUT into Code memory with oFfset
INPUTD	INPUT into Data memory
INPUTDF	INPUT into Data memory with oFfset
MOVE	MOVE the contents of one register into another
LOADI	LOAD Immediate value
LOADP	LOAD Pointer address
ADD	ADD two registers
ADDI	ADD an Immediate value to a register
SUB	SUBtract two registers
SUBI	SUBtract an Immediate value from a register
LOAD	LOAD from a data memory address into a register
LOADF	LOAD with an oFfset specified by another register
STORE	STORE a register into a data memory address
STOREF	STORE with an oFfset specified by another register
SHIFTL	SHIFT Left all bits in a register
SHIFTR	SHIFT Right all bits in a register
CMP	COMPare the values in two registers
JUMP	JUMP unconditionally to a specified address
BRE	BRanch if Equal
BRZ	BRanch if Zero
BRNE	BRanch if Not Equal
BRNZ	BRanch if Not Zero
BRG	BRanch if Greater
BRGE	BRanch if Greater than or Equal

There are only 26 Instructions

NOOP	ADD	SHIFTL
INPUTC	ADDI	SHIFTR
INPUTCF	SUB	CMP
INPUTD	SUBI	JUMP
INPUTDF	LOAD	BRE
MOVE	LOADF	BRZ
LOADI	STORE	BRNE
LOADP	STOREF	BRNZ
		BRG
		BRGE

There are only 26 Instructions

NOOP	ADD	SHIFTL
INPUTC	ADDI	SHIFTR
INPUTCF	SUB	CMP
INPUTD	SUBI	JUMP
INPUTDF	LOAD	BRE
MOVE	LOADF	BRZ
LOADI	STORE	BRNE
LOADP	STOREF	BRNZ
		BRG
		BRGE

All of these are available in the assembly language for this processor.
However, three pairs are aliased at the machine language level.

There are only ²⁵~~26~~ Instructions

NOOP	ADD	SHIFTL
INPUTC	ADDI	SHIFTR
INPUTCF	SUB	CMP
INPUTD	SUBI	JUMP
INPUTDF	LOAD	BRE
MOVE	LOADF	BRZ
LOADI	STORE	BRNE
LOADP	STOREF	BRNZ
		BRG
		BRGE

these two
are aliased

They have a different meaning in the assembly language, but the assembler maps them to the same machine language OPCODE.

There are only ²⁵~~26~~ Instructions

NOOP
INPUTC
INPUTCF
INPUTD
INPUTDF
MOVE
LOADI/LOADP

ADD
ADDI
SUB
SUBI
LOAD
LOADF
STORE
STOREF

SHIFTL
SHIFTR
CMP
JUMP
BRE
BRZ
BRNE
BRNZ
BRG
BRGE

There are only ²⁴~~26~~ Instructions

NOOP
INPUTC
INPUTCF
INPUTD
INPUTDF
MOVE
LOADI/LOADP

ADD
ADDI
SUB
SUBI
LOAD
LOADF
STORE
STOREF

SHIFTL
SHIFTR
CMP
JUMP
BRE
BRZ
BRNE
BRNZ
BRG
BRGE

these two
are aliased

There are only ²³~~26~~ Instructions

NOOP
INPUTC
INPUTCF
INPUTD
INPUTDF
MOVE
LOADI/LOADP

ADD
ADDI
SUB
SUBI
LOAD
LOADF
STORE
STOREF

SHIFTL
SHIFTR
CMP
JUMP
BRE
BRZ
BRNE
BRNZ
BRG
BRGE

these two
are aliased

these two
are aliased

There are only 23 Instructions

NOOP
INPUTC
INPUTCF
INPUTD
INPUTDF
MOVE
LOADI/LOADP

ADD
ADDI
SUB
SUBI
LOAD
LOADF
STORE
STOREF

SHIFTL
SHIFTR
CMP
JUMP
BRE/BRZ
BRNE/BRNZ
BRG
BRGE

The OPCODEs

(Mapped to Machine Language)

The OPCODEs

NOOP

0	0	0	0	d	d	d	d	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

INPUTC

0	0	0	1	d	d	0	0	C	A	D	D	R	E	S	S
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

INPUTCF

0	0	0	1	R	X	0	1	C	A	D	D	R	E	S	S
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

INPUTD

0	0	0	1	d	d	1	0	D	A	D	D	R	E	S	S
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

INPUTDF

0	0	0	1	R	X	1	1	D	A	D	D	R	E	S	S
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

MOVE

0	0	1	0	R	X	R	Y	0	0	0	0	0	0	0	0
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

LOADI/LOADP

0	0	1	1	R	X	d	d	I	M	M	E	D	V	A	L
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

The OPCODEs

ADD

0	1	0	0	R	X	R	Y	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

ADDI

0	1	0	1	R	X	d	d	I	M	M	E	D	V	A	L
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

SUB

0	1	1	0	R	X	R	Y	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

SUBI

0	1	1	1	R	X	d	d	I	M	M	E	D	V	A	L
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

LOAD

1	0	0	0	R	X	d	d	D	A	D	D	R	E	S	S
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

LOADF

1	0	0	1	R	X	R	Y	D	A	D	D	R	E	S	S
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

STORE

1	0	1	0	R	X	d	d	D	A	D	D	R	E	S	S
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

STOREF

1	0	1	1	R	X	R	Y	D	A	D	D	R	E	S	S
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

The OPCODEs

SHIFTL

1	1	0	0	R	X	d	0	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

SHIFTR

1	1	0	0	R	X	d	1	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

CMP

1	1	0	1	R	X	R	Y	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

JUMP

1	1	1	0	d	d	d	d	P	C	O	F	F	S	E	T
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

BRE/BRZ

1	1	1	1	d	d	0	0	P	C	O	F	F	S	E	T
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

BRNE/BRNZ

1	1	1	1	d	d	0	1	P	C	O	F	F	S	E	T
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

BRG


1	1	1	1	d	d	1	0	P	C	O	F	F	S	E	T
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

BRGE


1	1	1	1	d	d	1	1	P	C	O	F	F	S	E	T
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

The i281 Assembly Instructions


NOOP	NO OPERATION
INPUTC	INPUT into Code memory
INPUTCF	INPUT into Code memory with oFfset
INPUTD	INPUT into Data memory
INPUTDF	INPUT into Data memory with oFfset
MOVE	MOVE the contents of one register into another
LOADI	LOAD Immediate value
LOADP	LOAD Pointer address
ADD	ADD two registers
ADDI	ADD an Immediate value to a register
SUB	SUBtract two registers
SUBI	SUBtract an Immediate value from a register
LOAD	LOAD from a data memory address into a register
LOADF	LOAD with an oFfset specified by another register
STORE	STORE a register into a data memory address
STOREF	STORE with an oFfset specified by another register
SHIFTL	SHIFT Left all bits in a register
SHIFTR	SHIFT Right all bits in a register
CMP	COMPare the values in two registers
JUMP	JUMP unconditionally to a specified address
BRE	BRanch if Equal
BRZ	BRanch if Zero
BRNE	BRanch if Not Equal
BRNZ	BRanch if Not Zero
BRG	BRanch if Greater
BRGE	BRanch if Greater than or Equal




i281 CPU




i281 CPU




i281 CPU




i281 CPU




i281 CPU




i281 CPU




i281 CPU




i281 CPU



i281 CPU



i281 CPU



i281 CPU

The OPCODEs

(With More Details)

NOOP

Full name:

NO OPeration

Description:

Do nothing for one clock cycle, i.e., idle.

Assembly Example:

NOOP

Instruction Layout:

[illegible]

ADD

Full name:

ADD two registers

Description:

Add the values stored in two registers. The result of the addition is stored in the first register, overwriting the previous value. The flags are updated based on the result of the addition.

Assembly Example:

ADD A, C

Instruction Layout:

0	1	0	0	0	0	1	0	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

ADD

Full name:

ADD two registers

		Register
0	0	A
0	1	B
1	0	C
1	1	D

Description:

Add the values stored in two registers. The result of the addition is stored in the first register, overwriting the previous value. The flags are updated based on the result of the addition.

Assembly Example:

ADD A, C

Instruction Layout:

0	1	0	0	0	0	1	0	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

MOVE

Full name:

MOVE

Description:

Move (i.e., copy) the contents of the second register into the first register, overwriting the first register.

This is implemented as $A=B+0$. Thus, the mandatory zeros in the last 8 bits, which must go through the ALU.

The flags are not updated.

Assembly Example:

MOVE A, B

Instruction Layout:

0	0	1	0	0	0	0	1	0	0	0	0	0	0	0	0
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

SUB

Full name:

SUBtract two registers

Description:

Subtract the values stored in two registers. This is done by subtracting the second register from the first register. The result of the subtraction is stored in the first register. The flags are updated.

Assembly Example:

SUB B, C

Instruction Layout:

0	1	1	0	0	1	1	0	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

CMP

Full name:

CoMPare the values stored in two registers

Description:

Compare two registers by subtracting the second register from the first register. The result of the subtraction is not stored. Only the flags are updated.

Assembly Example:

CMP D, C

Instruction Layout:

1	1	0	1	1	1	1	0	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

CMP

Full name:

CoMPare the values stored in two registers

Description:

Compare two registers by subtracting the second register from the first register. The result of the subtraction is not stored. Only the flags are updated.

Assembly Example:

CMP D, C

Instruction Layout:

1	1	0	1	1	1	1	0	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

		Register
0	0	A
0	1	B
1	0	C
1	1	D

SHIFTL

Full name:

SHIFT Left

Description:

Shift left all bits in a register. The bit that is shifted out is stored in the carry flag. The LSB is set 0.

Update the flags based on the final value.

Assembly Example:

SHIFTL B

Instruction Layout:

1	1	0	0	0	1	d	0	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

SHIFTR

Full name:

SHIFT Right

Description:

Shift right all bits in a register. The bit that is shifted out is stored in the carry flag. The MSB is set 0.

Update the flags based on the final value.

Assembly Example:

SHIFTR C

Instruction Layout:

1	1	0	0	1	0	d	1	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

JUMP

Full name:

JUMP

Description:

Unconditional jump to the specified address, which is given as a label for some row of the assembly program but converted to a PC offset in the machine code.

Assembly Example:

JUMP End

Instruction Layout:

1	1	1	0	d	d	d	d	P	C	O	F	F	S	E	T
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

BRE

Full name:

BRanch if Equal (identical to BRE)

Description:

Conditional jump to the specified address, which is given as a label for some row of the assembly program but converted to a PC offset in the machine code.

Assembly Example:

BRE Start

Instruction Layout:

1	1	1	1	d	d	0	0	P	C	O	F	F	S	E	T
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

BRZ

Full name:

BRanch if Zero (identical to BRE)

Description:

Conditional jump to the specified address, which is given as a label for some row of the assembly program but converted to a PC offset in the machine code.

Assembly Example:

BRZ Start

Instruction Layout:

1	1	1	1	d	d	0	0	P	C	O	F	F	S	E	T
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

BRNE

Full name:

BRanch if Not Equal (identical to BRNZ)

Description:

Conditional jump to the specified address, which is given as a label for some row of the assembly program but converted to a PC offset in the machine code.

Assembly Example:

BRNE Loop

Instruction Layout:

1	1	1	1	d	d	0	1	P	C	O	F	F	S	E	T
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

BRNZ

Full name:

BRanch if Not Zero (identical to BRNE)

Description:

Conditional jump to the specified address, which is given as a label for some row of the assembly program but converted to a PC offset in the machine code.

Assembly Example:

BRNZ Loop

Instruction Layout:

1	1	1	1	d	d	0	1	P	C	O	F	F	S	E	T
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

BRG

Full name:

BRanch if Greater

Description:

Conditional jump to the specified address, which is given as a label for some row of the assembly program but converted to a PC offset in the machine code.

Assembly Example:

BRG InnerLoop

Instruction Layout:

1	1	1	1	d	d	1	0	P	C	O	F	F	S	E	T
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

BRGE

Full name:

BRanch if Greater

Description:

Conditional jump to the specified address, which is given as a label for some row of the assembly program but converted to a PC offset in the machine code.

Assembly Example:

BRGE OuterLoop

Instruction Layout:

1	1	1	1	d	d	1	1	P	C	O	F	F	S	E	T
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

ADDI

Full name:

ADD an Immediate value to a register

Description:

Add the immediate value, which is stored in the last 8 bits of the instruction in the code memory, to the register.

The result of the addition is stored in the same register.

The flags are updated.

Assembly Example:

ADDI A, 3

Instruction Layout:

0	1	0	1	0	0	d	d	0	0	0	0	0	0	1	1
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

SUBI

Full name:

SUBtract an Immediate value from a register

Description:

Subtract the immediate value, which is stored in the last 8 bits of the instruction in the code memory, from the register. The result of the subtraction is stored in the same register. The flags are updated.

Assembly Example:

SUBI C, 5

Instruction Layout:

0	1	1	1	1	0	d	d	0	0	0	0	0	1	0	1
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

LOADI

Full name:

LOAD an Immediate value into a register

Description:

Load the immediate value, which is stored in the last 8 bits of the instruction in the code memory, into the register.

The old value of the register is overwritten.

Assembly Example:

LOADI B, 6

Instruction Layout:

0	0	1	1	0	1	d	d	0	0	0	0	0	1	1	0
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

LOADP

Full name:

LOAD a Pointer address into a register

Description:

Load the address of a data memory location into a register. The address is specified by the label for that memory cell, surrounded by curly brackets. The compiler computes the address and stores it in the last 8 bits of the instruction.

Assembly Example:

.data

M BYTE 3 ; this is stored at address 0

N BYTE 5 ; this is stored at address 1

.code

LOADP A, {M}

Instruction Layout:

0	0	1	1	0	0	d	d	0	0	0	0	0	0	0	0
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

LOADP

Full name:

LOAD a Pointer address into a register

Description:

Load the address of a data memory location into a register. The address is specified by the label for that memory cell, surrounded by curly brackets. The compiler computes the address and stores it in the last 8 bits of the instruction.

Assembly Example:

.data

M BYTE 3 ; this is stored at address 0

N BYTE 5 ; this is stored at address 1

.code

LOADP A, {M+1} ; +1 is an optional additive constant

Instruction Layout:

0	0	1	1	0	0	d	d	0	0	0	0	0	0	0	1
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

LOAD

Full name:

LOAD the value from a data memory address into a register

Description:

Load the contents of a data memory cell into a register. The address is specified by the label for that memory location, surrounded by square brackets. The compiler computes the address and stores it in the last 8 bits of the instruction.

Assembly Example:

.data

N BYTE 3 ; this is stored at address 0

array BYTE 4, 7, 1 ; this is stored at addresses 1, 2, 3

.code

LOAD C, [array]

Instruction Layout:

1	0	0	0	1	0	d	d	0	0	0	0	0	0	0	1
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

LOAD

Full name:

LOAD the value from a data memory address into a register

Description:

Load the contents of a data memory cell into a register. The address is specified by the label for that memory location, surrounded by square brackets. The compiler computes the address and stores it in the last 8 bits of the instruction.

Assembly Example:

.data

N BYTE 3 ; this is stored at address 0

array BYTE 4, 7, 1 ; this is stored at addresses 1, 2, 3

.code

LOAD C, [array+2] ; +2 is an optional offset constant

Instruction Layout:

1	0	0	0	1	0	d	d	0	0	0	0	0	0	1	1
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

LOADF

Full name:

LOAD but with an offset specified by another register

Description:

Load the contents of a data memory cell into a register. The address of the cell is specified by a label plus an offset value stored in a register, surrounded by square brackets. The compiler computes the address of the label and stores it in the last 8 bits of the instruction. The offset is added at runtime to compute the effective address from which the value is loaded.

Assembly Example:

.data

N BYTE 3 ; this is stored at address 0

array BYTE 4, 7, 1 ; this is stored at addresses 1, 2, 3

.code

LOADI B, 1

LOADF C, [array + B] ; this will load into C the value 7

Instruction Layout:

1	0	0	1	1	0	0	1	0	0	0	0	0	0	0	1
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

LOADF

Full name:

LOAD but with an offset specified by another register

Description:

Load the contents of a data memory cell into a register. The address of the cell is specified by a label plus an offset value stored in a register, surrounded by square brackets. The compiler computes the address of the label and stores it in the last 8 bits of the instruction. The offset is added at runtime to compute the effective address from which the value is loaded.

Assembly Example:

.data

N BYTE 3 ; this is stored at address 0

array BYTE 4, 7, 1 ; this is stored at addresses 1, 2, 3

.code

LOADI B, 1

LOADF C, [array + B + 1] ; this will load into C the value 1

Instruction Layout:

1	0	0	1	1	0	0	1	0	0	0	0	0	0	1	0
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

STORE

Full name:

STORE a register value into a data memory location

Description:

Store the value of a register into a data memory cell. The address is specified by the label for that memory location, surrounded by square brackets. The compiler computes the address and stores it in the last 8 bits of the instruction.

Assembly Example:

.data

N BYTE 3 ; this is stored at address 0

array BYTE 4, 7, 1 ; this is stored at addresses 1, 2, 3

.code

LOADI D, 5 ; set register D to 5

STORE [array], **D** ; this will replace the 4 with 5 in array

Instruction Layout:

1	0	1	0	1	1	d	d	0	0	0	0	0	0	0	1
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

STORE

Full name:

STORE a register value into a data memory location

Description:

Store the value of a register into a data memory cell. The address is specified by the label for that memory location, surrounded by square brackets. The compiler computes the address and stores it in the last 8 bits of the instruction.

Assembly Example:

.data

N BYTE 3 ; this is stored at address 0

array BYTE 4, 7, 1 ; this is stored at addresses 1, 2, 3

.code

LOADI D, 5 ; set register D to 5

STORE [array+2], D ; this will replace the 1 with 5 in array

Instruction Layout:

1	0	1	0	1	1	d	d	0	0	0	0	0	0	1	1
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

STOREF

Full name:

STORE but with an offset specified by another register

Description:

Store the value of a register into a data memory cell. The address of the cell is specified by a label plus an offset value stored in a register, surrounded by square brackets. The compiler computes the address of the label and stores it in the last 8 bits of the instruction. The offset is added at runtime to compute the effective address at which the value is stored.

Assembly Example:

.data

array BYTE 4, 7, 8 ; this is stored at addresses 0, 1, 2

.code

LOADI B, 1 ; register B is set to 1

LOADI D, 6 ; register D is set to 6

STOREF [array + B], D ; this will replace the 7 with 6 in array

Instruction Layout:

1	0	1	1	1	1	0	1	0	0	0	0	0	0	0	0
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

STOREF

Full name:

STORE but with an offset specified by another register

Description:

Store the value of a register into a data memory cell. The address of the cell is specified by a label plus an offset value stored in a register, surrounded by square brackets. The compiler computes the address of the label and stores it in the last 8 bits of the instruction. The offset is added at runtime to compute the effective address at which the value is stored.

Assembly Example:

.data

array BYTE 4, 7, 8 ; this is stored at addresses 0, 1, 2

.code


LOADI B, 1 ; register B is set to 1

LOADI D, 6 ; register D is set to 6


STOREF [array + B +1], D ; this will replace the 8 with 6 in array

Instruction Layout:


1	0	1	1	1	1	0	1	0	0	0	0	0	0	0	1
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---




i281 CPU




These 16 switches are used for input into the Code Memory.



0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0



These 8 switches are used for input into the Data Memory.



0 1 0 0 0 0 0 0

INPUTC

Full name:

INPUT into Code memory

Description:

Read a 16-bit value (from switches SW15-SW0) and store it in the code memory at the given address. The address is specified by the label for that memory location, surrounded by square brackets. The compiler computes the address and stores it in the last 8 bits of the instruction.

Assembly Example:

.data

zero BYTE ? ; this is stored at address 0 in DMEM

.code

INPUTC [zero+32] ; store the value @ address 32 in the CMEM
; Hack to get around a compiler issue.
; Currently the CMEM address can only be
; given as a label to a DMEM location.

Instruction Layout:

0	0	0	1	d	d	0	0	0	0	1	0	0	0	0	0
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

INPUTCF

Full name:

INPUT into Code memory with oFfset

Description:

Read a 16-bit value (from switches SW15-SW0) and store it in the code memory at the given address. The address is specified by a label plus an offset value stored in a register, surrounded by square brackets. The compiler computes the address of the label and stores it in the last 8 bits of the instruction. The offset is added at runtime to compute the effective address at which the value is stored.

Assembly Example:

.data

zero BYTE ? ; this is stored at address 0 in DMEM

.code

LOADI D, 5

INPUTCF [zero + D] ; store the value @ address 5 in the CMEM

Instruction Layout:

0	0	0	1	d	d	0	1	0	0	0	0	0	0	0	0
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

INPUTCF

Full name:

INPUT into Code memory with oFfset

Description:

Read a 16-bit value (from switches SW15-SW0) and store it in the code memory at the given address. The address is specified by a label plus an offset value stored in a register, surrounded by square brackets. The compiler computes the address of the label and stores it in the last 8 bits of the instruction. The offset is added at runtime to compute the effective address at which the value is stored.

Assembly Example:

.data

zero BYTE ? ; this is stored at address 0 in DMEM

.code

LOADI D, 5

INPUTCF [zero + D + 32] ; store @ address 37 in the CMEM

Instruction Layout:

0	0	0	1	d	d	0	1	0	0	1	0	0	0	0	0
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

INPUTDF

Full name:

INPUT into Data memory with oFfset

Description:

Read an 8-bit value (from switches SW7-SW0) and store it in the data memory at the given address. The address is specified by the label for that memory location plus an offset value stored in a register, surrounded by square brackets. The compiler computes the address of the label and stores it in the last 8 bits of the instruction. The offset is added at runtime to compute the effective address at which the value from the switches is stored.

Assembly Example:

.data

M BYTE 1 ; this is stored at address 0 in DMEM

X BYTE ?,?,?,? ; this is at addresses 1, 2, 3, 4 in DMEM

.code

LOADI B, 2

INPUTDF [X + B] ; store the value @ address 3 in the DMEM

Instruction Layout:

0	0	0	1	0	1	1	1	0	0	0	0	0	0	0	1
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

INPUTDF

Full name:

INPUT into Data memory with oFfset

Description:

Read an 8-bit value (from switches SW7-SW0) and store it in the data memory at the given address. The address is specified by the label for that memory location plus an offset value stored in a register, surrounded by square brackets. The compiler computes the address of the label and stores it in the last 8 bits of the instruction. The offset is added at runtime to compute the effective address at which the value from the switches is stored.

Assembly Example:

.data

M BYTE 1 ; this is stored at address 0 in DMEM

X BYTE ?,?,?,? ; this is at addresses 1, 2, 3, 4 in DMEM

.code

LOADI B, 2

INPUTDF [X + B + 1] ; store the value @ address 4 in the DMEM

Instruction Layout:

0	0	0	1	0	1	1	1	0	0	0	0	0	0	1	0
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

**How many unique
assembly instructions are there?**


(examples for some of the instructions)

There is only one NOOP instruction

NOOP

There is only one NOOP instruction

NOOP



Because these 12 bits are don't cares, however, there are $2^{12} = 4096$ possible ways to map the assembly instruction NOOP to machine language.

The hardware ignores the don't care bits.
So, any one of these 4096 mappings leads to a valid machine language command.

The compiler, however, maps all d bits to zero.
Thus, mapping NOOP to 16 zeros.

There are 4096 ways to map the assembly NOOP instruction to machine language

[illegible][illegible][illegible][illegible]

■ ■ ■

[illegible][illegible]

The compiler from assembly to machine language uses only this one by default

[illegible][illegible][illegible][illegible]

11/11/2019

[illegible][illegible]

There are 16 possible ADD instructions

ADD A, A

ADD B, A

ADD C, A

ADD D, A

ADD A, B

ADD B, B

ADD C, B

ADD D, B

ADD A, C

ADD B, C

ADD C, C

ADD D, C

ADD A, D

ADD B, D

ADD C, D

ADD D, D

There are 16 possible ADD instructions

ADD A, A

0	1	0	0	0	0	0	0	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

ADD A, B

0	1	0	0	0	0	0	1	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

ADD A, C

0	1	0	0	0	0	1	0	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

ADD A, D

0	1	0	0	0	0	1	1	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

ADD B, A

0	1	0	0	0	1	0	0	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

ADD B, B

0	1	0	0	0	1	0	1	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

ADD B, C

0	1	0	0	0	1	1	0	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

ADD B, D

0	1	0	0	0	1	1	1	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

There are 16 possible ADD instructions

ADD C, A

0	1	0	0	1	0	0	0	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

ADD C, B

0	1	0	0	1	0	0	1	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

ADD C, C

0	1	0	0	1	0	1	0	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

ADD C, D

0	1	0	0	1	0	1	1	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

ADD D, A

0	1	0	0	1	1	0	0	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

ADD D, B

0	1	0	0	1	1	0	1	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

ADD D, C


0	1	0	0	1	1	1	0	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

ADD D, D

0	1	0	0	1	1	1	1	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

The last 8 bits could be set to anything

ADD C, D



Because these 8 bits are don't cares, however, there are $2^8 = 256$ possible ways to map the assembly instruction ADD C,D to machine language.

The hardware ignores the don't care bits. So any one of these 256 mappings leads to a valid machine language command.

The compiler, however, maps all d bits to zero.

There are 16 possible SUB instructions

SUB A, A

SUB B, A

SUB C, A

SUB D, A

SUB A, B

SUB B, B

SUB C, B

SUB D, B

SUB A, C

SUB B, C

SUB C, C

SUB D, C

SUB A, D

SUB B, D

SUB C, D

SUB D, D

There are 16 possible SUB instructions

SUB A, A

0	1	1	0	0	0	0	0	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

SUB A, B

0	1	1	0	0	0	0	1	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

SUB A, C

0	1	1	0	0	0	1	0	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

SUB A, D

0	1	1	0	0	0	1	1	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

SUB B, A

0	1	1	0	0	1	0	0	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

SUB B, B

0	1	1	0	0	1	0	1	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

SUB B, C

0	1	1	0	0	1	1	0	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

SUB B, D

0	1	1	0	0	1	1	1	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

There are 16 possible SUB instructions

SUB C, A

0	1	1	0	1	0	0	0	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

SUB C, B

0	1	1	0	1	0	0	1	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

SUB C, C

0	1	1	0	1	0	1	0	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

SUB C, D

0	1	1	0	1	0	1	1	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

SUB D, A

0	1	1	0	1	1	0	0	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

SUB D, B

0	1	1	0	1	1	0	1	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

SUB D, C

0	1	1	0	1	1	1	0	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

SUB D, D

0	1	1	0	1	1	1	1	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

There are 4 possible SHIFTL instructions

SHIFTL A

SHIFTL B

SHIFTL C

SHIFTL D

There are 4 possible SHIFTL instructions

SHIFTL A

1	1	0	0	0	0	d	0	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

SHIFTL B

1	1	0	0	0	1	d	0	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

SHIFTL C


1	1	0	0	1	0	d	0	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

SHIFTL D

1	1	0	0	1	1	d	0	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

There are 4 possible SHIFTL instructions

SHIFTL B



Because these 9 bits are don't cares, however, there are $2^9 = 512$ possible ways to map the assembly instruction SHIFTL B to machine language.

The hardware ignores the don't care bits. So, any one of these 512 mappings leads to a valid machine language command.

The compiler, however, maps all d bits to zero.

There are 4 possible SHIFTR instructions

SHIFTR A

SHIFTR B

SHIFTR C

SHIFTR D

There are 4 possible SHIFTR instructions

SHIFTR A

1	1	0	0	0	0	d	1	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

SHIFTR B

1	1	0	0	0	1	d	1	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

SHIFTR C

1	1	0	0	1	0	d	1	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

SHIFTR D

1	1	0	0	1	1	d	1	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

There are many possible JUMP instructions (at the assembly language level)

JUMP Start

JUMP InnerLoop

JUMP OuterLoop

JUMP End

The second word must be an unique label. The number of possible commands depends on the maximum length of the label supported by the compiler.


There are many possible JUMP instructions

JUMP Label

1	1	1	0	d	d	d	d	P	C	O	F	F	S	E	T
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

There are many possible JUMP instructions


JUMP Label



These 8 bits specify an offset for the program counter (PC).
The offset is encoded in 2's complement representation
and can be either positive or negative.

There are many possible JUMP instructions


JUMP Label




Because the code memory of the i281 CPU has space for only 64 instructions, however, the hardware uses only the last 6 bits. That is, it uses 6-bit adders to compute addresses.

Therefore, the possible range of offset values ranges from -32 to +31. However, due to an implicit +1 offset implemented by the hardware in the PC update logic, the actual effective range is -31 to +32.

The compiler emits 6-bit numbers that are then sign extended to 8-bit.



i281 CPU



Possible Offsets with +1 Correction

0	11111111
1	00000000
2	00000001
3	00000010
4	00000011
5	00000100
6	00000101
7	00000110
8	00000111
9	00001000
10	00001001
11	00001010
12	00001011
13	00001100
14	00001101
15	00001110
16	00001111
17	00010000
18	00010001
19	00010010
20	00010011
21	00010100
22	00010101
23	00010110
24	00010111
25	00011000
26	00011001
27	00011010
28	00011011
29	00011100
30	00011101
31	00011110
32	00011111


-1	11111110
-2	11111101
-3	11111100
-4	11111011
-5	11111010
-6	11111001
-7	11111000
-8	11110111
-9	11110110
-10	11110101
-11	11110100
-12	11110011
-13	11110010
-14	11110001
-15	11110000
-16	11101111
-17	11101110
-18	11101101
-19	11101100
-20	11101011
-21	11101010
-22	11101001
-23	11101000
-24	11100111
-25	11100110
-26	11100101
-27	11100100
-28	11100011
-29	11100010
-30	11100001
-31	11100000
-32	N/A

The i281 Assembly Instructions


NOOP	NO OPERATION
INPUTC	INPUT into Code memory
INPUTCF	INPUT into Code memory with oFfset
INPUTD	INPUT into Data memory
INPUTDF	INPUT into Data memory with oFfset
MOVE	MOVE the contents of one register into another
LOADI	LOAD Immediate value
LOADP	LOAD Pointer address
ADD	ADD two registers
ADDI	ADD an Immediate value to a register
SUB	SUBtract two registers
SUBI	SUBtract an Immediate value from a register
LOAD	LOAD from a data memory address into a register
LOADF	LOAD with an oFfset specified by another register
STORE	STORE a register into a data memory address
STOREF	STORE with an oFfset specified by another register
SHIFTL	SHIFT Left all bits in a register
SHIFTR	SHIFT Right all bits in a register
CMP	CoMPare the values in two registers
JUMP	JUMP unconditionally to a specified address
BRE	BRanch if Equal
BRZ	BRanch if Zero
BRNE	BRanch if Not Equal
BRNZ	BRanch if Not Zero
BRG	BRanch if Greater
BRGE	BRanch if Greater than or Equal

Quick Review: Decoders


1-to-2 decoder



1-to-2 decoder




2-to-4 decoder




[Figure 4.14c from the textbook]

2-to-4 decoder




4-to-16 decoder built using a decoder tree




[Figure 4.16 from the textbook]

4-to-16 decoder




4-to-16 decoder




The outputs are
one-hot encoded
when $E_n=1$


OPCODE Decoding Circuit




i281 CPU




C₁₅	C₁₄	C₁₃	C₁₂	C₁₁	C₁₀	C₉	C₈	C₇	C₆	C₅	C₄	C₃	C₂	C₁	C₀
-----------------------	-----------------------	-----------------------	-----------------------	-----------------------	-----------------------	----------------------	----------------------	----------------------	----------------------	----------------------	----------------------	----------------------	----------------------	----------------------	----------------------




C ₁₅	C ₁₄	C ₁₃	C ₁₂	C ₁₁	C ₁₀	C ₉	C ₈	C ₇	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	C ₀
-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------





C_{15}	C_{14}	C_{13}	C_{12}	C_{11}	C_{10}	C_9	C_8	C_7	C_6	C_5	C_4	C_3	C_2	C_1	C_0
----------	----------	----------	----------	----------	----------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------





C ₁₅	C ₁₄	C ₁₃	C ₁₂	C ₁₁	C ₁₀	C ₉	C ₈	C ₇	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	C ₀
-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------






























These 6 bits represent the OPCODEs





These 6 bits represent the OPCODEs



















**The OP CODE decoder outputs
are one-hot encoded**






















LOADI /LOADP




























































i281 CPU










I₁₅	I₁₄	I₁₃	I₁₂	I₁₁	I₁₀	I₉	I₈
-----------------------	-----------------------	-----------------------	-----------------------	-----------------------	-----------------------	----------------------	----------------------









i281 CPU

The Control Table

[illegible]

NOOP
INPUTC
INPUTCF
INPUTD
INPUTDF
MOVE
LOADI /LOADP
ADD
ADDI
SUB
SUBI
LOAD
LOADF
STORE
STOREF
SHIFTL
SHIFTR
CMP
JUMP
BRE/BRZ
BRNE/BRNZ
BRG
BRGE

[illegible]

18 control lines

23 one-hot
encoded
OPCODEs

[illegible]

[illegible]

Taken from
these bits of the
instruction

$\mathbf{C}_{15}$	$\mathbf{C}_{14}$	$\mathbf{C}_{13}$	$\mathbf{C}_{12}$	$\mathbf{C}_{11}$	$\mathbf{C}_{10}$	$\mathbf{C}_9$	$\mathbf{C}_8$	$\mathbf{C}_7$	$\mathbf{C}_6$	$\mathbf{C}_5$	$\mathbf{C}_4$	$\mathbf{C}_3$	$\mathbf{C}_2$	$\mathbf{C}_1$	$\mathbf{C}_0$
				$\mathbf{x}_1$	$\mathbf{x}_0$										

[illegible]

Taken from
these bits of the
instruction

$\mathbf{C}_{15}$	$\mathbf{C}_{14}$	$\mathbf{C}_{13}$	$\mathbf{C}_{12}$	$\mathbf{C}_{11}$	$\mathbf{C}_{10}$	$\mathbf{C}_9$	$\mathbf{C}_8$	$\mathbf{C}_7$	$\mathbf{C}_6$	$\mathbf{C}_5$	$\mathbf{C}_4$	$\mathbf{C}_3$	$\mathbf{C}_2$	$\mathbf{C}_1$	$\mathbf{C}_0$
				$\mathbf{x}_1$	$\mathbf{x}_0$										

	IMEM_WRITE_ENABLE	PROGRAM_COUNTER_MUX	PROGRAM_COUNTER_WRITE_ENABLE	REGISTERS_PORT0_SELECT1	REGISTERS_PORT0_SELECT0	REGISTERS_PORT1_SELECT1	REGISTERS_PORT1_SELECT0	REGISTERS_WRITE_SELECT1	REGISTERS_WRITE_SELECT0	REGISTERS_WRITE_ENABLE	ALU_SOURCE_MUX	ALU_SELECT1	ALU_SELECT0	FLAGS_WRITE_ENABLE	ALU_RESUT_MUX	DMEM_INPUT_MUX	DMEM_WRITE_ENABLE	REG_WRITEBACK_MUX
NOOP			1															
INPUTC	1		1												1			
INPUTCF	1		1	X1	X0						1	1						
INPUTD			1												1	1	1	
INPUTDF			1	X1	X0						1	1				1	1	
MOVE			1	Y1	Y0			X1	X0	1	1	1						
LOADI/LOADP			1					X1	X0	1					1			
ADD			1	X1	X0	Y1	Y0	X1	X0	1		1		1				
ADDI			1	X1	X0			X1	X0	1	1	1		1				
SUB			1	X1	X0	Y1	Y0	X1	X0	1		1	1	1				
SUBI			1	X1	X0			X1	X0	1	1	1	1	1				
LOAD			1					X1	X0	1					1			1
LOADF			1	Y1	Y0			X1	X0	1	1	1						1
STORE			1			X1	X0								1		1	
STOREF			1	Y1	Y0	X1	X0				1	1					1	
SHIFTL			1	X1	X0			X1	X0	1				1				
SHIFTR			1	X1	X0			X1	X0	1			1	1				
CMP			1	X1	X0	Y1	Y0					1	1	1				
JUMP		1	1															
BRE/BRZ		B1	1															
BRNE/BRNZ		B2	1															
BRG		B3	1															
BRGE		B4	1															

Taken from
these bits of the
instruction

C ₁₅	C ₁₄	C ₁₃	C ₁₂	C ₁₁	C ₁₀	C ₉	C ₈	C ₇	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	C ₀
						Y ₁	Y ₀								

	IMEM_WRITE_ENABLE	PROGRAM_COUNTER_MUX	PROGRAM_COUNTER_WRITE_ENABLE	REGISTERS_PORT0_SELECT1	REGISTERS_PORT0_SELECT0	REGISTERS_PORT1_SELECT1	REGISTERS_PORT1_SELECT0	REGISTERS_WRITE_SELECT1	REGISTERS_WRITE_SELECT0	REGISTERS_WRITE_ENABLE	ALU_SOURCE_MUX	ALU_SELECT1	ALU_SELECT0	FLAGS_WRITE_ENABLE	ALU_RESUT_MUX	DMEM_INPUT_MUX	DMEM_WRITE_ENABLE	REG_WRITEBACK_MUX
NOOP			1															
INPUTC	1		1												1			
INPUTCF	1		1	X1	X0						1	1						
INPUTD			1												1	1	1	
INPUTDF			1	X1	X0						1	1				1	1	
MOVE			1	Y1	Y0			X1	X0	1	1	1						
LOADI/LOADP			1					X1	X0	1					1			
ADD			1	X1	X0	Y1	Y0	X1	X0	1		1		1				
ADDI			1	X1	X0			X1	X0	1	1	1		1				
SUB			1	X1	X0	Y1	Y0	X1	X0	1		1	1	1				
SUBI			1	X1	X0			X1	X0	1	1	1	1	1				
LOAD			1					X1	X0	1					1			1
LOADF			1	Y1	Y0			X1	X0	1	1	1						1
STORE			1			X1	X0								1		1	
STOREF			1	Y1	Y0	X1	X0				1	1					1	
SHIFTL			1	X1	X0			X1	X0	1				1				
SHIFTR			1	X1	X0			X1	X0	1			1	1				
CMP			1	X1	X0	Y1	Y0					1	1	1				
JUMP		1	1															
BRE/BRZ		B1	1															
BRNE/BRNZ		B2	1															
BRG		B3	1															
BRGE		B4	1															

Taken from
these bits of the
instruction

C ₁₅	C ₁₄	C ₁₃	C ₁₂	C ₁₁	C ₁₀	C ₉	C ₈	C ₇	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	C ₀
						Y ₁	Y ₀								

[illegible]

	IMEM_WRITE_ENABLE	PROGRAM_COUNTER_MUX	PROGRAM_COUNTER_WRITE_ENABLE	REGISTERS_PORT0_SELECT1	REGISTERS_PORT0_SELECT0	REGISTERS_PORT1_SELECT1	REGISTERS_PORT1_SELECT0	REGISTERS_WRITE_SELECT1	REGISTERS_WRITE_SELECT0	REGISTERS_WRITE_ENABLE	ALU_SOURCE_MUX	ALU_SELECT1	ALU_SELECT0	FLAGS_WRITE_ENABLE	ALU_RESULT_MUX	DMEM_INPUT_MUX	DMEM_WRITE_ENABLE	REG_WRITEBACK_MUX
NOOP			1															
INPUTC	1		1												1			
INPUTCF	1		1	X1	X0						1	1						
INPUTD			1												1	1	1	
INPUTDF			1	X1	X0						1	1				1	1	
MOVE			1	Y1	Y0			X1	X0	1	1	1						
LOADI/LOADP			1					X1	X0	1					1			
ADD			1	X1	X0	Y1	Y0	X1	X0	1		1		1				
ADDI			1	X1	X0			X1	X0	1	1	1		1				
SUB			1	X1	X0	Y1	Y0	X1	X0	1		1	1	1				
SUBI			1	X1	X0			X1	X0	1	1	1	1	1				
LOAD			1					X1	X0	1					1			1
LOADF			1	Y1	Y0			X1	X0	1	1	1						1
STORE			1			X1	X0								1		1	
STOREF			1	Y1	Y0	X1	X0				1	1					1	
SHIFTL			1	X1	X0			X1	X0	1				1				
SHIFTR			1	X1	X0			X1	X0	1			1	1				
CMP			1	X1	X0	Y1	Y0					1	1	1				
JUMP		1	1															
BRE/BRZ		B1	1															
BRNE/BRNZ		B2	1															
BRG		B3	1															
BRGE		B4	1															

computed using
the flags register

B1= ZF
 B2= ~ZF
 B3= AND (~ZF, XNOR(NF, OF))
 B4= XNOR(NF, OF)

Zero Flag (ZF)
 Negative Flag (NF)
 Overflow Flag (OF)

The OPCODEs

(Mapped to Machine Language)

The OPCODEs

NOOP

0	0	0	0	d	d	d	d	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

INPUTC

0	0	0	1	d	d	0	0	C	A	D	D	R	E	S	S
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

INPUTCF

0	0	0	1	R	X	0	1	C	A	D	D	R	E	S	S
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

INPUTD

0	0	0	1	d	d	1	0	D	A	D	D	R	E	S	S
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

INPUTDF

0	0	0	1	R	X	1	1	D	A	D	D	R	E	S	S
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

MOVE

0	0	1	0	R	X	R	Y	0	0	0	0	0	0	0	0
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

LOADI/LOADP

0	0	1	1	R	X	d	d	I	M	M	E	D	V	A	L
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

The OPCODEs

ADD

0	1	0	0	R	X	R	Y	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

ADDI

0	1	0	1	R	X	d	d	I	M	M	E	D	V	A	L
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

SUB

0	1	1	0	R	X	R	Y	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

SUBI

0	1	1	1	R	X	d	d	I	M	M	E	D	V	A	L
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

LOAD

1	0	0	0	R	X	d	d	D	A	D	D	R	E	S	S
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

LOADF

1	0	0	1	R	X	R	Y	D	A	D	D	R	E	S	S
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

STORE

1	0	1	0	R	X	d	d	D	A	D	D	R	E	S	S
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

STOREF

1	0	1	1	R	X	R	Y	D	A	D	D	R	E	S	S
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

The OPCODEs

SHIFTL

1	1	0	0	R	X	d	0	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

SHIFTR

1	1	0	0	R	X	d	1	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

CMP

1	1	0	1	R	X	R	Y	d	d	d	d	d	d	d	d
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

JUMP

1	1	1	0	d	d	d	d	P	C	O	F	F	S	E	T
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

BRE/BRZ

1	1	1	1	d	d	0	0	P	C	O	F	F	S	E	T
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

BRNE/BRNZ

1	1	1	1	d	d	0	1	P	C	O	F	F	S	E	T
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

BRG

1	1	1	1	d	d	1	0	P	C	O	F	F	S	E	T
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

BRGE

1	1	1	1	d	d	1	1	P	C	O	F	F	S	E	T
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

Questions?

THE END