

CprE 2810: Digital Logic

Instructor: Alexander Stoytchev

http://www.ece.iastate.edu/~alexs/classes/

Mealy State Model


CprE 2810: Digital Logic Iowa State University, Ames, IA Copyright © Alexander Stoytchev

Administrative Stuff


Homework 10 is due on Monday Nov 10 @ 10 pm

Homework 11 is due on Monday Nov 17 @ 10 pm


The general form of a synchronous sequential circuit



Moore Type



Mealy Type




Sample Problem


Implement a 11 detector. In other words, the output should be equal to 1 if two consecutive 1's have been detected on the input line.

The output should become 1 as soon as the second 1 is detected in the input.


Moore Machine Implementation




Clockcycle:	t_0	t_1	t_2	t_3	t_4	t_5	t_6	t ₇	t_8	t ₉	t_{10}
w:	0	1	0	1	1	0	1	1	1	0	1
<i>z</i> :	0	0	0	0	0	1	0	0	1	1	0




Clockcycle:	t_0	t_1	t_2	t_3	t_4	t_5	t_6	t_7	t_8	t ₉	t_{10}
w:	0	1	0	1	1	0	1	1	1	0	1
z:	0	0	0	0	0	1	0	0	1	1	0




Clockcycle:	t_0	t_1	t_2	t_3	t_4	t_5	t_6	t_7	t_8	t ₉	t_{10}
w:	0	1	0	1	1	0	1	1	1	0	1
z:	0	0	0	0	0	1	0	0	1	1	0




Clockcycle:	t_0	t_1	t_2	t_3	t_4	t_5	t_6	t_7	t_8	t ₉	t_{10}
w:	0	1	0	1	1	0	1	1	1	0	1
<i>z</i> :	0	0	0	0	0	1	0	0	1	1	0




Clockcycle:	t_0	t_1	t_2	t_3	t_4	t_5	t_6	t_7	t_8	t ₉	t_{10}
w:	0	1	0	1	1	0	1	1	1	0	1
<i>z</i> :	0	0	0	0	0	1	0	0	1	1	0




Clockcycle:	t_0	t_1	t_2	t_3	t_4	t_5	t_6	t_7	t_8	t ₉	t_{10}
w:	0	1	0	1	1	0	1	1	1	0	1
<i>z</i> :	0	0	0	0	0	1	0	0	1	1	0




Clockcycle:	t_0	t_1	t_2	t_3	t_4	t_5	t_6	t_7	t_8	t ₉	t_{10}
											1
z:	0	0	0	0	0	1	0	0	1	1	0




Clockcycle: w:	t_0	t_1	t_2	t_3	t_4	t_5	t_6	t_7	t_8	t ₉	t_{10}
w:	0	1	0	1	1	0	1	1	1	0	1
<i>z</i> :	0	0	0	0	0	1	0	0	1	1	0




Clockcycle:	t_0	t_1	t_2	t_3	t_4	t_5	t ₆	t_7	t_8	t ₉	t_{10}
w:	0	1	0	1	1	0	1	1	1	0	1
<i>z</i> :	0	0	0	0	0	1	0	0	1	1	0




Clockcycle: w:	t_0	t_1	t_2	t_3	t_4	t_5	t_6	t_7	t_8	t ₉	t_{10}
w:	0	1	0	1	1	0	1	1	1	0	1
<i>z</i> :	0	0	0	0	0	1	0	0	1	1	0



Clockcycle:	t_0	t_1	t_2	t_3	t_4	t_5	t_6	t_7	t_8	t ₉	t_{10}
w:	0	1	0	1	1	0	1	1	1	0	1
<i>z</i> :	0	0	0	0	0	1	0	0	1	1	0




Clockcycle:	t_0	t_1	t_2	t_3	t_4	t_5	t_6	t_7	t_8	t ₉	t ₁₀
w:	0	1	0	1	1	0	1	1	1	0	1
<i>z</i> :	0	0	0	0	0	1	0	0	1	1	0



Clockcycle:	t_0	t_1	t_2	t_3	t_4	t_5	t_6	t_7	t_8	t ₉	t_{10}
w:	0	1	0	1	1	0	1	1	1	0	1
z:	0	0	0	0	0	1	0	0	1	1	0

Inferring the States




Clockcycle:	t_0	t_1	t_2	t_3	t_4	t_5	t_6	t ₇	t_8	t ₉	t_{10}
w:	0	1	0	1	1	0	1	1	1	0	1
<i>z</i> :	0	0	0	0	0	1	0	0	1	1	0


State Encoding for Example #1: A=00, B=01, C=10

(Uses Two Flip-Flops)

The Circuit Diagram



[Figure 6.8 from the textbook]




[Figure 6.8 from the textbook]

Alternative State Encoding for Example #1: A=00, B=01, C=11


(Also Uses Two Flip-Flops)

The New and Improved Circuit Diagram




Mealy Machine Implementation


State diagram of an FSM that realizes the task




Clock cycle:	t_0	t_1	t_2	t ₃	t ₄	t ₅	t ₆	t ₇	t ₈	t ₉	t ₁₀
input w:	0	1	0	1	1	0	1	1	1	0	1
output z:	0	0	0	0	1	0	0	1	1	0	0




Clock cycle:	t_0	t_1	t_2	t ₃	t ₄	t ₅	t ₆	t ₇	t ₈	t ₉	t ₁₀
input w:	0	1	0	1	1	0	1	1	1	0	1
output z:	0	0	0	0	1	0	0	1	1	0	0





Clock cycle:	t_0	t_1	t_2	t ₃	t ₄	t ₅	t ₆	t ₇	t ₈	t ₉	t ₁₀
input w:	0	1	0	1	1	0	1	1	1	0	1
output z:	0	0	0	0	1	0	0	1	1	0	0




Clock cycle:	t_0	t_1	t_2	t_3	t ₄	t ₅	t ₆	t ₇	t ₈	t ₉	t ₁₀
input w:	0	1	0	1	1	0	1	1	1	0	1
output z:	0	0	0	0	1	0	0	1	1	0	0












Clock cycle:	t_0	t_1	t_2	t_3	t_4	t ₅	t_6	t ₇	t_8	t ₉	t ₁₀
input w :	0	1	0	1	1	0	1	1	1	0	1
output z:	0	0	0	0	1	0	0	1	1	0	0







Clock cycle:	t_0	t_1	t_2	t ₃	t ₄	t ₅	t ₆	t ₇	t_8	t ₉	t ₁₀
input w :	0	1	0	1	1	0	1	1	1	0	1
output z:	0	0	0	0	1	0	0	1	1	0	0




Clock cycle:	t_0	t_1	t_2	t_3	t_4	t ₅	t_6	t ₇	t_8	t ₉	t ₁₀
input w :	0	1	0	1	1	0	1	1	1	0	1
output z:	0	0	<u></u>	0	1	0	0	1	1	0	0




Clock cycle:	t_0	t_1	t_2	t_3	t ₄	t ₅	t ₆	t ₇	t_8	t ₉	t ₁₀
input w:	0	1	0	1	1	0	1	1	1	0	1
output z:	0	0	0	<u></u>	1	0	0	1	1	0	0




Clock cycle:	t_0	t_1	t_2	t_3	t_4	t ₅	t ₆	t ₇	t_8	t ₉	t ₁₀
input w:	0	1	0	1	1	0	1	1	1	0	1
output z:	0	0	0	0		0	0	1	1	0	0




Clock cycle:	t_0	t_1	t_2	t_3	t ₄	t ₅	t ₆	t ₇	t_8	t ₉	t ₁₀
Clock cycle: input w:	0	1	0	1	1	0	1	1	1	0	1
output z:	0	0	0	0	1	<u></u>	0	1	1	0	0




Clock cycle:	t_0	t_1	t_2	t ₃	t ₄	t ₅	t ₆	t ₇	t ₈	t ₉	t ₁₀
input w:	0	1									
output z:	0	0	0	0	1	0	0	1	1	0	0




Clock cycle:	t_0	t_1	t_2	t_3	t ₄	t ₅	t ₆	t ₇	t ₈	t ₉	t ₁₀
input w:	0	1	0	1	1	0	1	1	1	0	1
output z:	0	0	0	0	1	0	0		1	0	0




Clock cycle:	t_0	t_1	t_2	t_3	t_4	t ₅	t_6	t ₇	t_8	t ₉	t ₁₀
input w:	0	1	0	1	1	0	1	1	1	0	1
output z:											




Clock cycle:	t_0	t_1	t_2	t_3	t ₄	t ₅	t ₆	t ₇	t ₈	t ₉	t ₁₀
input w:	0	1	0	1	1	0	1	1	1	0	1
output z:	0	0	0	0	1	0	0	1	1	0	0



Clock cycle:	t_0	t_1	t_2	t ₃	t ₄	t ₅	t ₆	t ₇	t ₈	t ₉	t ₁₀
input w:	0	1	0	1	1	0	1	1	1	0	1
Clock cycle: $\underset{w:}{input}$ w: output $_{z:}$	0	0	0	0	1	0	0	1	1	0	<u></u>




Now Let's Do the State Table for this FSM



Present	Next	state	Outp	out z
state	w = 0	w = 1	w = 0	w = 1
A				
В				

Now Let's Do the State Table for this FSM



Present	Next	state	Outp	out z
state	w = 0	w = 1	w = 0	w = 1
A	A	В	0	0
В	A	В	0	1

The State Table for this FSM

Present	Next	state	Output z		
state	w = 0	w = 1	w = 0	w = 1	
A	A	В	0	0	
В	A	В	0	1	

Let's Do the State-assigned Table

Present	Next	state	Output z		
state	w = 0	w = 1	w = 0	w = 1	
A	A	В	0	0	
В	A	В	0	1	

Present	Next	state	Out	tput
state	w = 0	w = 1	w = 0	w = 1
у	Y	Y	z	z
0				

Let's Do the State-assigned Table

Present	Next	state	Output z		
state	w = 0	w = 1	w = 0	w = 1	
A	A	В	0	0	
В	A	В	0	1	

Present	Next	state	Output		
state	w = 0	w = 1	w = 0	w = 1	
у	Y	Y	z	z	
0 1	0 0	1 1	0 0	0 1	

The State-assigned Table

	Present	Next	state	Out	tput
	state	w = 0	w = 1	w = 0	w = 1
	у	Y	Y	Z.	z
A	0	0	1	0	0
В	1	0	1	0	1


The State-assigned Table

	Present	Next	state	Output		
	state	w = 0	w = 1	w = 0	w = 1	
	у	Y	Y	Z.	Z.	
A	0	0	1	0	0	
В	1	0	1	0	1	

Y = D = w z = wy


The State-assigned Table

	Present	Next	state	Output		
	state	w = 0	w = 1	w = 0	w = 1	
	у	Y	Y	Z.	Z.	
A	0	0	1	0	0	
В	1	0	1	0	1	




This assumes D flip-flop

Circuit Implementation of the FSM




$$Y = D = w$$
 $z = wy$

Circuit & Timing Diagram




(a) Circuit




What if we wanted the output signal to be delayed by 1 clock cycle?

Circuit Implementation of the Modified FSM




Circuit Implementation of the Modified FSM




This flip-flop delays the output signal by one clock cycle


We Have Seen This Diagram Before



[Figure 6.17 from the textbook]


Circuit & Timing Diagram






[Figure 6.27 from the textbook]


The general form of a synchronous sequential circuit



Moore Type




Mealy Type




Moore


Mealy





Moore


Mealy















Notice that the output of the Moore machine is delayed by one clock cycle



Notice that the output of the Moore machine is delayed by one clock cycle

Mealy

Clock cycle: input w:	t_0	t_1	t_2	t_3	t_4	t_5	t_6	t_7	t_8	t ₉	t ₁₀
input w:	0	1	0	1	1	0	1	1	1	0	1
output z :	0	0	0	0	1	0	0	1	1	0	0

Moore

Clockcycle:	t_0	t_1	t_2	t ₃	t ₄	t ₅	t ₆	t ₇	t ₈	t ₉	t ₁₀
input w:	0	1	0	1	1	0	1	1	1	0	1
output z:	0	0	0	0	0	1	0	0	1	1	0

Questions?

