

CprE 2810: Digital Logic

Instructor: Alexander Stoytchev

http://www.ece.iastate.edu/~alexs/classes/

T Flip-Flops & JK Flip-Flops

CprE 2810: Digital Logic Iowa State University, Ames, IA Copyright © Alexander Stoytchev

Administrative Stuff


- Homework 8 is due on Monday Oct 27 @ 10pm.
- Homework 9 will be due on Monday Nov 3 @ 10pm.

• The second midterm exam is next week (Friday October 31).


Quick Review

Basic Latch

Circuit for the Basic Latch with NOR Gates




Circuit for the Basic Latch with NAND Gates




Basic Latch

(with NOR Gates)




Basic Latch (with NAND Gates)




Notice that in the NAND case the two inputs are swapped and negated.

The labels of the outputs are the same in both cases.

Basic Latch (with NOR Gates)




Basic Latch (with NAND Gates)



SR Latch


SR Latch

Basic Latch (with NOR Gates)



	S	R	Q_a	Q_b	_	
•	0	0	0/1	1/0	(no change)	Latch
	0	1	0	1		Reset
	1	0	1	0		Set
	1	1	0	0		Undesirable

Basic Latch (with NAND Gates)




S	R	Q_a	Q_b	_	
0	0	0/1	1/0	(no change)	Latch
0	1	0	1		Reset
1	0	1	0		Set
1	1	1	1		Undesirable


The two characteristic tables are the same (except for the last row, which is the undesirable configuration).

Gated D Latch


Circuit Diagram for the Gated D Latch




Circuit Diagram and Graphical Symbol for the Gated D Latch




Circuit Diagram for the Gated D Latch (with the latch implemented using NORs)




Circuit Diagram for the Gated D Latch (with the latch implemented using NORs)






Circuit Diagram for the Gated D Latch (with the latch implemented using NORs)



The NOT gate is now in a different place. Also, S and R are swapped.

Graphical Symbol for the Gated D Latch (it is the same in both cases)




They have the same graphical symbol.

Master-Slave D Flip-Flop

Motivation

In some cases, we need to use a memory storage device that can change its state no more than once during each clock cycle.

Master Slave





Master Slave

(Data)


Clk

R






Clock is used for the D Flip-Flop




Clock is used for the D Flip-Flop, but Clk is used for each D Latch



Constructing a Master-Slave D Flip-Flop From one D Latch and one Gated SR Latch

(This version uses one less NOT gate)


Master Slave




Constructing a Master-Slave D Flip-Flop From one D Latch and one Gated SR Latch

(This version uses one less NOT gate)


Master Slave



Graphical Symbol for the Master-Slave D Flip-Flop




Graphical Symbol for the Master-Slave D Flip-Flop




The > means that this is edge-triggered


The small circle means that is is the negative edge


D Latch versus D Flip-Flop






D Latch versus D Flip-Flop






Note that these two lines are the only difference, but this is a significant difference. Although both are called "Clock", they are named differently to avoid confusion. For the latch we use "Clk". For the Flip-Flop we use "Clock".

D Latch versus D Flip-Flop







































Level-Sensitive v.s. Edge-Triggered










The D Latch is Level-Sensitive (the output mirrors the D input when Clk=1)






Positive-edge-triggered D Flip-Flop (the output is equal to the value of D right at the positive edge of the clock signal)






Negative-edge-triggered D Flip-Flop (the output is equal to the value of D right at the negative edge of the clock signal)





Flip-Flop Analogy (Airlock)






[https://www.allposters.com/-sp/Astronaut-Ingresses-the-Airlock-Hatch-on-the-International-Space-Station-Posters_i12684251_.htm]






Airlock on Earth




D Flip-Flop Analogy




Outer Door Will Not Unlock When Inner Door is Open Inner Door Will Not Unlock When OuterDoor is Open




D Flip-Flop Analogy




D Flip-Flop: A Double Door Analogy




































Positive-edge-triggered D flip-flop with Clear and Preset

Positive-edge-triggered D flip-flop with Clear_n and Preset_n

If the signal value that does the task is zero (i.e., active low), then we use the suffix _n to make that perfectly obvious.


Positive-edge-triggered D flip-flop with Synchronous Clear




(c) Adding a synchronous clear

The output Q can be cleared only on the positive clock edge.


The Complete Wiring Diagram for a Positive-Edge-Triggered D Flip-Flop




Adding an Asynchronous Clear





Adding an Asynchronous Preset





Positive-Edge-Triggered D Flip-Flop with Asynchronous Clear and Preset
















At this point we need to consider two cases: Clock=1 v.s. Clock =0


















Clock=1





Note that the value of D does not matter, because the outputs of these two NAND gates can be computed without it.






















Clock=0




Once again, the value of D does not matter, because the outputs of these two NAND gates can be computed without it due to their zero inputs.


Positive-edge-triggered D flip-flop with asynchronous Clear and Preset




For normal operation both must be set to 1



A zero on clear_n drives the output Q to zero




A zero on preset_n drives the output Q to one




The output is indeterminate if both are zero


don't ever use this double zero combination



Negative-Edge-Triggered D flip-flop with asynchronous Clear and Preset



(a) Circuit




(b) Graphical symbol


[Figure 5.12 from the textbook]

Flip-Flop Timing Parameters

Flip-Flop Timing Parameters




(a) D flip-flop with asynchronous clear




[Figure 5.14 from the textbook]

(b) Timing diagram

Flip-Flop Timing Parameters



(a) D flip-flop with asynchronous clear




[Figure 5.14 from the textbook]


(b) Timing diagram

An alternative D Flip-Flop Design

The Complete Wiring Diagram for a Positive-Edge-Triggered D Flip-Flop




A positive-edge-triggered D flip-flop




[Figure 5.11 from the textbook]

A positive-edge-triggered D flip-flop



[Figure 5.11 from the textbook]

Positive-edge-triggered D flip-flop with asynchronous Clear and Preset





[Figure 5.13a from the textbook]

Motivation

A slight modification of the D flip-flop that can be used for some nice applications (e.g., counters).


In this case, T stands for Toggle.






Positive-edge-triggered D Flip-Flop

[Figure 5.15a from the textbook]





What is this?

What is this?




It is a 2-to-1 Multiplexer






It is a T Flip-Flop




It is a T Flip-Flop





Note that the two inputs to the multiplexer are inverses of each other.


Another Way to Draw This



Another Way to Draw This








$$D = Q\overline{T} + \overline{Q}T$$


It is an XOR




$$D = Q \oplus T$$

It is an XOR


$$D = Q \oplus T$$



It is a T Flip-Flop too




It is a T Flip-Flop too



T	Q	D
0	0	0
0	1	1
1	0	1
1	1	0

It is a T Flip-Flop too



T	Q	D	
0	0	0	
0	1	1	Ų
1	0	1]	· _
1	1	$0 \int$	Q


T Flip-Flop (how it works)

If T=0 then it stays in its current state.

If T=1 then it reverses its current state.


In other words, the circuit "toggles" its state when T=1. This is why it is called T flip-flop.


T Flip-Flop (circuit and truth table)



T	Q(t+1)	
0	Q(t)	Hold
1	$\overline{\mathbf{Q}}(t)$	Toggle

T Flip-Flop (circuit and graphical symbol)








Clock


T


Q








































JK Flip-Flop

JK Flip-Flop



$$D = J\overline{Q} + \overline{K}Q$$

JK Flip-Flop



	J K	Q(t+1)				
•	0 0		Hold	J	0_	
	0 1	0	Reset			
	1 0	1	Set			
	1 1	$\overline{Q}(t)$	Toggle			

(b) Truth table

(c) Graphical symbol

[Figure 5.16 from the textbook]

JK Flip-Flop (how it works)

A more versatile flip-flop.


If J=0 and K=0 it stays in the same state.

If J=1 and K=0 it sets the output Q to 1.


If J=0 and K=1 it resets the output Q to 0.

If J=1 and K=1 it toggles the output Q.


If J=K then it behaves like a T flip-flop.




J K	Q(t+1)	
0 0	Q(t)	Hold
0 1	0	Reset
1 0	1	Set
1 1	$\overline{Q}(t)$	Toggle




J K	Q(t+1)	
0 0	Q(t)	Hold
0 1	0	Reset
1 0	1	Set
1 1	$\overline{Q}(t)$	Toggle




J K	Q(t+1)	
0 0	Q(t)	Hold
0 1	0	Reset
1 0	1	Set
1 1	$\overline{Q}(t)$	Toggle




J K	Q(t+1)	
0 0	Q(t)	Hold
0 1	0	Reset
1 0	1	Set
1 1	$\overline{Q}(t)$	Toggle



J K	Q(t+1)	
0 0	Q(t)	Hold
0 1	0	Reset
1 0	1	Set
1 1	$\overline{Q}(t)$	Toggle




[https://en.wikipedia.org/wiki/Flip-flop_(electronics)]




[https://en.wikipedia.org/wiki/Flip-flop_(electronics)]

Complete Wiring Diagrams

Positive-Edge-Triggered D Flip-Flop




Negative-Edge-Triggered D Flip-Flop




Complete Wiring Diagrams

The Complete Wiring Diagram for a Positive-Edge-Triggered D Flip-Flop




The Complete Wiring Diagram for a Positive-Edge-Triggered D Flip-Flop


We need all of this just to store 1 bit!




The Complete Wiring Diagram for a Negative-Edge-Triggered D Flip-Flop




The Complete Wiring Diagram for a Negative-Edge-Triggered D Flip-Flop




Positive-Edge-Triggered T Flip-Flop




Negative-Edge-Triggered T Flip-Flop




The Complete Wiring Diagram for a Positive-Edge-Triggered T Flip-Flop




The Complete Wiring Diagram for a Negative-Edge-Triggered T Flip-Flop




Positive-Edge-Triggered JK Flip-Flop




Negative-Edge-Triggered JK Flip-Flop




The Complete Wiring Diagram for a Positive-Edge-Triggered JK Flip-Flop





The Complete Wiring Diagram for a Negative-Edge-Triggered JK Flip-Flop





Complete the Timing diagrams (for positive-edge-triggered F-F)



















Complete the Timing diagrams (for negative-edge-triggered F-F)
















Implementing one Flip-Flop type with another Flip-Flop type


T Flip-Flop with D Flip-Flop



D Flip-Flop with T Flip-Flop




JK Flip-Flop with D Flip-Flop




$$D = J\overline{Q} + \overline{K}Q$$

JK Flip-Flop with T Flip-Flop




$$T = J\overline{Q} + KQ$$

T Flip-Flop with JK Flip-Flop



D Flip-Flop with JK Flip-Flop



Questions?

