Cpr E 281 HW 10
ELECTRICAL AND COMPUTER engineering
IOWA STATE UNIVERSITY

## Synchronous Sequential Circuits Assigned Date: Thirteenth Week Due Date: Nov. 13, 2017

P1. (24 points) Design a modulo-6 counter that counts in the sequence $0,1,2,3,4,5,0,1, \ldots$ Also, this counter counts the clock pulses if its enable input $w$ is equal to 1 , otherwise it does not increment its count.
a) Use D flip-flops and include the state diagram, state-assigned table, next-state expressions and output expressions all clearly labeled. Let $\mathrm{y}_{2}, \mathrm{y}_{1}$, and $\mathrm{y}_{0}$ be the current state values.
b) Repeat Problem 1 using JK flip-flops. Work through the entire design process rather than simply converting the D flip-flops to JK flip-flops. Use the same state diagram.
c) Repeat Problem 1 using $T$ flip-flops. Work through the entire design process rather than simply converting the D flip-flops to T flip-flops. Use the same state diagram.

P2. (10 points) Derive the circuits that implement the state tables shown below. Compare the costs of these circuits.

| Present <br> state | Next state |  |  |  | Output |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $D N=00$ | 01 | 10 | 11 |  |
| S1 | S1 | S3 | S2 | - | 0 |
| S2 | S2 | S4 | S5 | - | 0 |
| S3 | S3 | S6 | S7 | - | 0 |
| S4 | S1 | - | - | - | 1 |
| S5 | S3 | - | - | - | 1 |
| S6 | S6 | S8 | S9 | - | 0 |
| S7 | S1 | - | - | - | 1 |
| S8 | S1 | - | - | - | 1 |
| S9 | S3 | - | - | - | 1 |


| Present <br> state | Next state |  |  |  |  | Output |
| :---: | ---: | ---: | ---: | ---: | :--- | :--- |
|  | $D N=00$ | 01 | 10 | 11 | $Z$ |  |
| $S 1$ | $S 1$ | $S 3$ | $S 2$ | - | 0 |  |
| $S 2$ | $S 2$ | $S 4$ | $S 5$ | - | 0 |  |
| $S 3$ | $S 3$ | $S 2$ | $S$ | - | 0 |  |
| $S 4$ | $S 1$ | - | - | - | 1 |  |
| $S 5$ | $S 3$ | - | - | - | 1 |  |

P3. (16 points) Consider the state machine specified by the following state transition table.

| Current |  | Input | Next |  |
| :---: | :---: | :---: | :---: | :---: |
| x | y | I | X | Y |
| 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 0 | 1 |
| 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 | 1 |
| 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 0 | 0 |

(a) Draw the state transition diagram of the machine.
(b) Write two next-state expressions for $X$ and $Y$ that will implement the transitions of the state machine. Make your expressions as simple as possible, and use XOR gates and NOT gates only.
(c) Implement the state machine using D flip-flops, XOR gates, and NOT gates.
(d) Suppose the machine is initially in 00 (i.e., $\mathrm{x}=0$ and $\mathrm{y}=0$ ). Indicate for each input sequence below, the state the machine is in after the last digit read in. Assume the digits are read from left to right.
I. 11111
II. 1001110000101100
III. 436 1s followed by 325 0s

# Synchronous Sequential Circuits Assigned Date: Thirteenth Week Due Date: Nov. 13, 2017 

P4. (15 points) Deduce the purpose of a state machine with the next state logic and output logic given below. Let $X, Y$, and $Z$ be the values of the three $D$ flip-flops, $X_{\text {next }}, Y_{\text {next }}$, and $Z_{\text {next }}$ be the next state expressions, and $A B C$ be the three-bit output of the circuit.
(a) Construct the state assigned table from the expression.
(b) Draw the state diagram from the table.
(c) Explain in one sentence the functionality of the circuit.

| $X_{\text {next }}=X^{\prime} Y Z+X Y^{\prime}+X Z^{\prime}$ | $Y_{\text {next }}=Y^{\prime} Z+Y Z^{\prime}$ | $Z_{\text {next }}=Z^{\prime}$ |
| :---: | :---: | :---: |
| $A=X^{\prime}$ | $B=Y$ | $C=Y+Z$ |

P5. (10 points) A state machine has one input P in addition to the clock input and one output Q . The value of $Q$ is 1 if the total number of 1's in the sequence of input $P$ is either a multiple of 2 or a multiple of 3 . Otherwise, the output value $Q$ is 0 . Draw a state transition diagram for the state machine using as few states as possible.

P6. (10 points) Derive a minimal state table for an FSM that acts as a three-bit parity generator. For every three bits that are observed on the input w during three consecutive clock cycles, the FSM generates the parity bit $p=1$ if and only if the number of $1 s$ in the three-bit sequence is odd.

P7. (15 points) Consider a FSM with the following state diagram:
a) (5 points) Complete the following state table based on the state diagram:
b) (5 points) Encode each state and outputs in (a) with binary numbers to build the following state-assigned table:
c) (5 points) Derive the minimal logic expressions for $Y_{1}, Y_{0}$, $z_{1}$, and $z_{0}$.
d) (5 points) Draw the complete circuit diagram using D flipflops and any additional logic gates that are required.
e) ( 5 points) What does this FSM do? What happens when $w=0$ and $w=1$ ?

| Present State | Next State |  | Output |
| :---: | :---: | :---: | :---: |
|  | $\mathrm{w}=0$ | w=1 |  |
| A | A | B | 0 |
| B |  |  |  |
| C |  |  |  |
| D |  |  |  |


| ```Present State Y1 Yo``` | Next State |  | $\begin{gathered} \text { Outpu } \\ t \\ z_{1} z_{0} \end{gathered}$ |
| :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \mathrm{w}=0 \\ & \mathrm{Y}_{1} \mathrm{Y}_{0} \end{aligned}$ | $\begin{aligned} & w=1 \\ & Y_{1} Y_{0} \end{aligned}$ |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |

