# Registers and Counters <br> Assigned Date: Eleventh Week Due Date: Nov. 6, 2017 

P1. (10 points) Consider a positive-edge triggered master-slave D flip-flop design. For the input Clock and D given below, complete the timing diagram for Qm and Qs . Then briefly explain why this flip-flop design is positive-edge triggered.


Qm

Qs

P2. (10 points) Complete the timing diagram for Q for a negative edge triggered JK flip-flop, given the following values of the clock C and the inputs J and K .


P3. (20 points) Design a 4-bit register with both shift and parallel load features. The inputs of the register include a 2-bit control code X Y, a 4-bit input value I3 I2 I1 I0, and a clock signal. The outputs of the register are the 4 bits Q3 Q2 Q1 Q0 that represent the value stored in the register. You are allowed to use any number of D flip-flops, multiplexers of any size, decoders and encoders of any size, AND gates, OR gates, and NOT gates. (Notice that you do not need all of them.) The four operations of the register are defined below:

$$
\begin{array}{ll}
\mathrm{XY} & \text { Operation } \\
\hline 00 & \text { Hold the current value stored (i.e., Q3 Q2 Q1 Q0 are not changed) } \\
01 & \text { Shift right (i.e., new } Q 3=13 \text {, new } Q 2=Q 3 \text {, new } Q 1=Q 2, \text { new } Q 0=Q 1 \text { ) } \\
10 & \text { Shift left (i.e., new } Q 3=Q 2 \text {, new } Q 2=Q 1 \text {, new } Q 1=Q 0 \text {, new } Q 0=10 \text { ) } \\
11 & \text { Load new data (i.e., new } Q 3=13 \text {, new } Q 2=12 \text {, new } Q 1=11 \text {, new } Q 0=10)
\end{array}
$$

# Registers and Counters <br> Assigned Date: Eleventh Week <br> Due Date: Nov. 6, 2017 

P4. (10 points) Complete the following timing diagram for $Q_{a}, Q_{b}$, and $Q_{c}$, which are the outputs of a gated D latch, a positive-edge-triggered D flip-flop, and a negative-edge-triggered D flip-flop. Assume that $Q=0$ initially anxd no gate delays. (5 points each).


P5. (10 points) Construct a JK flip-flop using a T flip-flop.
a) Complete the following truth table.

| J | K | Output |  | T |
| :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{Q}(t)$ | $\mathrm{Q}(t+1)$ |  |
| 0 | 0 | 0 |  |  |
| 0 | 0 | 1 |  |  |
| 0 | 1 | 0 |  |  |
| 0 | 1 | 1 |  |  |
| 1 | 0 | 0 |  |  |
| 1 | 0 | 1 |  |  |
| 1 | 1 | 0 |  |  |
| 1 | 1 | 1 |  |  |

b) Write down the simplified SOP expression of T using $\mathrm{J}, \mathrm{K}$, and $\mathrm{Q}(t)$ for inputs.
c) Draw the circuit for a JK flip-flop using a T flip-flop and other necessary gates. Make sure that you connect the flip-flop to a clock signal.

# Registers and Counters Assigned Date: Eleventh Week Due Date: Nov. 6, 2017 

P6. (15 points) For each of the following three cases, follow the three steps in P5 to:
(a) Construct a D flip-flop using a JK flip flop.
(b) Construct a D flip-flop using a T flip flop.
(c) Construct a T flip-flop using a JK flip flop.

P7. (5 points) The circuit below looks like a counter. What is the sequence that this circuit counts-in?


P8. (10 points) Design a 4-bit asynchronous up/down-counter with Enable using T flip-flops and any combinational circuit devices. The direction of the counter is controlled by a 1-bit signal $U$. If $\mathrm{U}=1$, the counter will count up. If $\mathrm{U}=0$, the counter will count down. The counting can be enabled/disabled by a 1-bit signal E . If $\mathrm{E}=1$, then the counter will count on the positive clock edge. If $\mathrm{E}=0$, then the counter will keep the same value stored.

P9. (10 points) Design a shifter circuit that can shift a four-bit input vector, $\mathrm{W}=\mathrm{w} 3 \mathrm{w} 2 \mathrm{w} 1 \mathrm{w} 0$, one bit-position to the right when the control signal Right is equal to 1 , and one bit-position to the left when the control signal Left is equal to 1 . When Right $=$ Left $=0$, the output of the circuit should be the same as the input vector. Assume that the condition Right $=$ Left $=1$ will never occur.

