P1. (5 points) Complete the following timing diagram for a gated SR-latch. Assume that there's no gate delay.

a) Describe what the circuit in $P 1$ above does (i.e., how $Q$ and $P$ are changed) when:
i. $R=0, S=0$
ii. $R=0, S=1$
ii. $R=1, S=0$
iv. $R=1, S=1$

P2. (10 points) Show that the gated SR latches in the two figures below are functionally equivalent by transforming the first figure to the second using the rules of Boolean algebra. Please show your transformation process step by step using circuit diagrams.


P3. (20 points) Consider the SR and the JK flip-flops
a) An SR flip-flop has set and reset inputs like a gated SR latch. Show how an SR flipflop can be constructed using a $D$ flip-flop and other logic gates.
b) Show how a JK flip-flop can be constructed using a T flip-flop and other logic gates.

P4. ( 15 points) Given a $100-\mathrm{MHz}$ clock signal, derive a circuit using D flip-flops to generate $50-\mathrm{MHz}$ and $25-\mathrm{MHz}$ clock signals. Draw a timing diagram for all three clock signals, assuming reasonable delays.

# Latches and Flip-Flops Assigned Date: Ninth Week Due Date: Oct. 23, 2017 

P5. (20 points) Consider the following truth table for the function $f(a, b, c, d)$.

| $a$ | $b$ | $c$ | $d$ | $f$ |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 0 | 1 | 1 | 1 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |

a) (10 points) Implement $f$ using one 4-to-16 decoder and a minimal number of gates.
b) (10 points) Implement $f$ using one 8 -to- 1 multiplexer and a minimal number of gates.

P6. (10 points) Implement the circuit for an 8-to-1 multiplexer using a 3-to-8 decoder and other necessary gates. The circuit should have control inputs $s_{2} s_{1} s_{0}$, data inputs $w_{7} w_{6} w_{5} w_{4} w_{3} w_{2} w_{1} w_{0}$, and an output $f$.

P7. (10 points) A full adder has inputs $\mathrm{X}, \mathrm{Y}, \mathrm{Cin}$ and outputs S and Cout.
a) Write the truth table for the full adder.
b) Implement the circuit for the output $S$ by using one 4-to-1 multiplexer and a minimal number of other logic gates.
c) Implement the circuit for the output $\mathrm{C}_{\text {out }}$ by using one 4-to- 1 multiplexer. Please use x and y as the select lines s 1 and s 0 of the multiplexer.

P8. (10 points) Use Shannon's Expansion to implement the following functions:
a) $F(x, y, z, W)=\sum m(1,2,4,7,8,11,13,14)$ with only 4 x 1 Multiplexers.
b) $F(x, y, z, w)=\sum m(0,3,5,6,9,10,12,15)$ with only $2 x 1$ Multiplexers.

