## CprE 281: Digital Logic

Midterm 2: Monday Oct. 28, 2013

## Student Name:

## Student ID Number:

Lab Section: Mon 9-12(N), Tue 2-5(M), Wed 8-11(J), Thu 2-5(L), Thu 5-8(K), Fri 11-2(G) (circle one)

## 1. True/False Questions ( $10 \times 1 \mathrm{p}$ each $=10 \mathrm{p})$

(a) I forgot to write down my name and student ID number.
(b) An edge-triggered D flip-flop can be implemented with 6 NAND gates.

TRUE / FALSE
(c) An XOR gate can be implemented with 2 NAND gates.

TRUE / FALSE
(d) Any Boolean function can be implemented using only 2-to-1 multiplexers. TRUE / FALSE
(e) Any Boolean function can be implemented using only AND and OR gates. TRUE / FALSE
(f) Any Boolean function can be implemented using only XNOR gates. TRUE / FALSE
(g) The outputs of a binary encoder are one-hot encoded.
(h) The outputs of a priority encoder are one-hot encoded.

TRUE / FALSE
(i) Binary subtraction is easier with 2's complement than with 1's complement. TRUE / FALSE
(j) to_be $\mid \sim$ to_be

TRUE / FALSE

## 2. Function Implementation with a Decoder (10p)

Implement the Boolean function $f(x, y, z)=\Pi M(2,5,7)$ using a 3-to-8 decoder and one OR gate. Draw the circuit diagram and clearly label all inputs, pins, and outputs.

## 3.Binary Addition and Subtraction ( $5 \times 3 p$ each $=15 p$ )

Convert the following integers into binary numbers and perform the addition or subtraction using 2's complement if necessary. Write your answers and all intermediary steps to the right of each problem. Use 5-bit numbers for all problems and indicate if any bits need to be ignored.

$+$| $(+4)$ |
| ---: |
| $(+3)$ |


$+$| $(+5)$ |
| ---: |
| $(-3)$ |

(-6)

- (-3)
(-3)

$$
+\begin{array}{r}
(-12) \\
(+10)
\end{array}
$$

$+$

$$
(+14)
$$

(-9)
4. Number Conversions ( $4 \times 5 \mathrm{p}$ each $=20 \mathrm{p}$ )
(a) Convert BF400000 ${ }_{16}$ (a 32-bit float stored in IEEE 754 format) to decimal:
(b) Convert the following 32-bit float number (in IEEE 754 format) to decimal 11000001100100000000000000000000
(c) Write down the 32-bit floating point representation for the real number $\mathbf{1 0 . 0}$
(d) Write down the 32-bit floating point representation for the real number -5.5

## 5. Chip Implementation (10p)

a) Draw the circuit diagram for a gated SR latch.
b) Implement the gated SR latch from a) using only the available chips shown below. Add the necessary wires and labels for the inputs and outputs to get the desired circuit.

6. Half-Adder with 2-to-1 Multiplexers (10p)

Implement a half-adder using only 2-to-1 multiplexers and no other logic gates. Add the necessary wires and label clearly all inputs and outputs of your circuit. Show your intermediary calculations and derivations and clearly indicate your final result.
7. Half-Adder with 4-to-1 Multiplexers (10p)

Implement a half-adder using only 4-to-1 multiplexers and no additional logic gates. Add the necessary wires and label clearly all inputs and outputs of your circuit. Show your intermediary calculations and derivations and clearly indicate your final result.

## 8. Full-Adder with 4-to-1 Multiplexers (10p)

Implement a full-adder using only 4-to-1 multiplexers. No other logic gates are allowed. Add the necessary wires and label all inputs and outputs of your circuit.
Show your intermediary calculations and derivations and clearly indicate your final result.
9. Demultiplexers $(5 p+10 p=15 p)$
(a) Draw the circuit diagram for a 1-to-2 demultiplexer. Label all inputs and outputs.
(a) Use several instances of your circuit from part (a) to build a 1-to-4 demultiplexer. Hint: come up with a graphical symbol for your solution in part (a) to simplify things.
10. Comparator Circuit ( $4 \times 5 p=20 p$ ) [Use the space on the next page if needed.]
a) Draw the combined truth table for a function with two outputs that compares two 2-bit binary numbers (let's call them $A$ and $B$ ). The first output is 1 if $A>B$ and 0 otherwise. The second output is 1 if $A<B$ and zero otherwise.
b) Use a K-map to optimize the first output.
c) Use a K-map to optimize the second output.
d) Draw the circuit diagram for the two-bit comparator circuit.

| Question | Max | Score |
| :--- | ---: | ---: |
| 1. True/False | 10 |  |
| 2. Decoders | 10 |  |
| 3. Addition/Subtraction | 15 |  |
| 4. Number Conversions | 20 |  |
| 5. Chip Implementation | 10 |  |
| 6. Half-Adder (2-to-1) | 10 |  |
| 7. Half-Adder (4-to-1) | 10 |  |
| 8. Full-Adder (4-to-1) | 10 |  |
| 9. Demultiplexers | 15 |  |
| 10. Comparator Circuit | 20 |  |
| TOTAL: | 130 |  |

