CprE 588 Embedded Computer Systems

Prof. Joseph Zambreno Department of Electrical and Computer Engineering Iowa State University

Lecture #11 - System-Level Design with SystemC


••• Outline


- System Design Methodology
- Specification Model Generation
- · Bus Model Generation
- Implementation Model Generation
- Summary


L. Cai, S. Verma, and D. Gajski, "Comparison of SpecC and SystemC Languages for System Design", *Technical Report CECS-03-11*, Center for Embedded Computer Systems, University of California, Irvine, May 2003.


17, 2008 CprE


rE 588 - Embedded Computer Systems














The modeling features of SpecC and SystemC are analyzed with respect to three aspects: 1. Computation: It reflects the capability of modeling functional blocks. 2. Data transfer: It reflects the capability of modeling the data exchange among functional blocks. 3. Execution sequence: It reflects the capability of modeling the execution sequence among functional blocks.

Specification Modeling (cont.) Computation SystemC provides three basic computation units: 1. Function: SpecC function follows the same semantics and syntax as the function in C language. A function can be called hierarchically and executes sequentially according to the calling sequence. 2. Behavior: SpecC behavior is specified by a behavior definition. There are two types of behaviors leaf behavior and composite behavior. A leaf behavior may contain hierarchically called functions but it does not contain any sub-behavior instances. On the other hand, a composite behavior consists of sub-behaviors instances. These instances may be executing in parallel, pipeline, or FSM fashion, which are explicitly specified by par. pipe, and fsm constructs [5] respective for the proposition of the production of the production of the construction of the instantiation of other module. A composition module. A feel module contains processes, which specify the functionality of the module, but it does not contain any module. A composite module of module consists of the instantiation of other modules.










Specification Modeling (cont.)


- SpecC uses a behavior, which is a consolidated representation for both structure and behavior. But in case of SystemC, there is a separation of the basic structural and behavioral entities. The structure is modeled using (modules) and behavior is modeled using (processes). In summary, SpecC supports behavioral hierarchy which is not available in SystemC.
- SpecC supports static scheduling while SystemC has
 to depend only on dynamic scheduling of execution sequence. Therefore, synchronization between concurrently executing processes in SystemC is complex and
 tedious to model. (e.g. *B4* in Figure 11).
- 3. SpecC doesn't support static sensitivity mechanism while SystemC does.


Anr 15-17 2008 CnrF 588 - Embedded Computer Systems



































Implementation Model Generation

- Software synthesis: The behaviors mapped onto a pro-grammable processor are converted into C code, com-piled into the processor's instruction set, and linked against an RTOS if required.
- 3. Synthesis of bus interfaces and bus drivers: The application and protocol layer [6] fine-tionality is synthesized into a cycle-securate implementation of the bus protocols on each component. This requires synthesis of bus interface FSMDs on the hardware side and generation of assembly code for the bus drivers on the software side.

Custom hardware synthesis: The behavior description is synthesized into a netlist of register-transfer level(RTL) components.

2. Software synthesis: The behaviors mapped onto a programmable processor are converted into C code, compiled into the processor's instruction set, and linked

Saftware In both the cases of SpecC and SystemC the language specific constructs and elements need to be removed. Furthermore, since SpecC is C based language and SystemC is C + based language and SystemC is C + based language, an additional step of converting a C++ code to a C code is required for SystemC.

Design steps	Sub-steps	SpecC	SystemC
Architecture exploration	Computation profiling	Easy	Hard: Tedious C++ library burden
	Executing sequence scheduling	Easy: Explicit	Hard: Implicit
Architecture refinement	Allocation and partitioning	Hard: Reschedule required	Easy
	Variable mapping	Easy	Medium: Data transfer and schedule separation
	Scheduling	Easy: Explicit	Hard: Implicit
	Behavior module flattening	Easy	Easy(removal of modules in PEs)
Iransaction exploration	Transaction Profiling	Easy	Hard
	Channel topology modeling	Easy	Easy
Transaction refinement	Channel grouping	Easy	Easy
	Transaction protocol insertion	Easy	Easy
Communication exploration	Exact protocol selection	Easy	Easy
	Channel inlining decisions	Easy	Easy
Communication refinement	Bus functional protocol insertion	Easy	Easy
	Channel inlining	Easy	Easy
implementation exploration		N/R	N/R
Implementation refinement	Process/module merging	Easy	Medium: Conversion of
			signal to variable

Abstract models	Model aspect	SystemC	SpecC
Specification model	functional block	module	behavior
	schedule	event, signal	event, definition(par)
	data transfer	signal	variable
IP-assembly model	structure blocks	module	behavior
	functional blocks	process	behavior
	schedule inside PEs	event, signal	event, definition(par)
	schedule between PEs	channel	channel
	data transfer inside PEs	signal	variable
	data transfer between PEs	channel	channel
Bus-arbitration model		same as Arch model	same as Arch model
Bus-functional model		same as Arch model	same as Arch model
Implementation model	fsm	switch(SC.THREAD), SC.CTHREAD	fsmd
	function units	function/module	function/behavior
	storage variable	signal	buffered signal
	bus	bit	bit
	control signal	signal	signal