Color Space Conversion – An Optimization Example

One of the major benefits of using the Stretch Software Configurable Processor (SCP) is that it provides the ability to dramatically accelerate a C or C++ application using straightforward C and C+-based optimizations. Here we present the main development steps for optimizing any application to run on the SCP. These steps are:

1. Begin with a C or C++ implementation of the application.
2. Identify the key portions of the application that will benefit from acceleration.
3. Write custom instructions to accelerate the key portions, and modify the relevant code to take advantage of them.
4. Adjust the custom instructions to work on data in parallel.
5. Eliminate memory latency issues by using the SCP’s high-performance memories.

This application note illustrates how to follow these steps using a color space conversion application as a model.

Color Space Conversion Application

The color space conversion algorithm is used for converting video data from one color space (RGB) to another color space (YCbCr).

The equations to convert pixel data from 8-bit RGB to 8-bit YCbCr are:

\[
\begin{align*}
    y &= 0.299 \times r + 0.587 \times g + 0.114 \times b \\
    cb &= -0.169 \times r - 0.331 \times g + 0.5 \times b + 128 \\
    cr &= 0.5 \times r - 0.419 \times g - 0.082 \times b + 128
\end{align*}
\]

These equations can be implemented in fixed-point arithmetic as follows:

\[
\begin{align*}
    y &= (77 \times r + 150 \times g + 29 \times b) / 256 \\
    cb &= (-43 \times r - 85 \times g + 128 \times b + 32768) / 256 \\
    cr &= (128 \times r - 107 \times g - 21 \times b + 32768) / 256
\end{align*}
\]
Color Space Conversion Implementation in C

The following code converts $NP$ pixels from the RGB color space to the YCbCr color space:

```c
void rgb2ycc(signed char *RGB, signed char *YCC)
{
    int i;
    signed char r, g, b;
    signed char y, cb, cr;
    for (i = 0; i < NP; i++)
    {
        r = *RGB++;
        g = *RGB++;
        b = *RGB++;
        y = ( 77*r + 150*g +  29*b        ) >> 8;
        cb = (-43*r -  85*g + 128*b + 32768) >> 8;
        cr = (128*r - 107*g -  21*b + 32768) >> 8;
        *YCC++ = y;
        *YCC++ = cb;
        *YCC++ = cr;
    }
}
```

**NOTE:** You can find the source code files for this example in the Documentation section of Stretch’s website.

Identify Code for Acceleration

After the application is written, the next step is to understand its performance and to identify ways to speed up its performance. Stretch provides several tools to assist in this process. One such tool is the profiler. Profiling the code with the simulator produces output similar to that in Table 1. Because of the small data set, the reset handler `ResetH` and the function `main` consume a significant number of cycles. What we are interested in for this example, however, is the `rgb2ycc` function, which requires 26607 cycles. The example used in this note has 640 pixels ($NP=640$), so there are just over 41 (26607/640) cycles required to process each sample.

Table 1 Excerpt of performance statistics for C implementation

<table>
<thead>
<tr>
<th>% Cumulative cycles</th>
<th>Self cycles</th>
<th>Number of calls</th>
<th>Self cycles/call</th>
<th>Total cycles/call</th>
<th>Function Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>33.75</td>
<td>26607</td>
<td>26607</td>
<td>1</td>
<td>26607</td>
<td>rgb2ycc</td>
</tr>
</tbody>
</table>
Two other tools that are also useful when examining an application's performance are the timer and the performance counters. The timer may be used with the simulator as in the following code:

```c
startCycles = sx_get_ccount();
rgb2ycc(RGB, ycc);
endCycles = sx_get_ccount();
printf("%d cycles.\n", endCycles - startCycles);
```

This code prints “26642 cycles.”, which is consistent with the profiling data.

The performance counters are added similarly, but must be run on a remote target. The code is further modified as follows:

```c
sx_perf_init(SX_COUNTER_0, SX_COUNT_STALLS_ALL);
sx_perf_init(SX_COUNTER_1, SX_COUNT_STALLS_DCACHE);
sx_perf_enable(SX_COUNTER_0 | SX_COUNTER_1);
startCycles = sx_get_ccount();
rgb2ycc(RGB, ycc);
endCycles = sx_get_ccount();
sx_perf_disable(SX_COUNTER_0 | SX_COUNTER_1);
sx_perf_read(SX_COUNTER_0, &totalStalls);
sx_perf_read(SX_COUNTER_1, &dcacheStalls);
printf("%d cycles, of which %d are stalls, %d of which are due to the data cache.\n",
    endCycles - startCycles, totalStalls, dcacheStalls);
```

When run on a development board using the Redboot framework, we see the output:

```
28822 cycles, of which 4530 are stalls, of which 4174 are due to the data cache.
```

The code requires more cycles to run on the development board than it does with the simulator. The difference is due to the simulator's memory model containing only the on-chip SRAM. When running on a development board, the RGB and ycc arrays reside in the external DDR SDRAM, which has longer latency than the on-chip SRAM. As we optimize the code, we will eliminate most of these stalls and reduce the cycle count dramatically.

---

Table 1: Excerpt of performance statistics for C implementation

<table>
<thead>
<tr>
<th>% Cumulative cycles</th>
<th>Self cycles</th>
<th>Number of calls</th>
<th>Self cycles/call</th>
<th>Total cycles/call</th>
<th>Function Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>26.03</td>
<td>47130</td>
<td>20523</td>
<td>??</td>
<td>??</td>
<td>???</td>
</tr>
<tr>
<td>14.28</td>
<td>63229</td>
<td>16099</td>
<td>1</td>
<td>16099</td>
<td>50685 main</td>
</tr>
</tbody>
</table>
Use Custom Instructions

The Software Configurable Processor lets us write custom instructions to accelerate compute-intensive operations. We will begin the optimization process by converting the rgb2ycc function to use a custom instruction.

Data can be moved into and out of the ISEF most easily using the wide registers (WRs). Following is the rgb2ycc function rewritten to load and store data using these WRs, and to perform the RGB to YCbCr color conversion using the RGB2YCC_ONEPIXEL custom instruction.

```c
void rgb2ycc_isef(signed char *RGB, signed char *YCC)
{
    int i;
    WRA rgb, ycc;
    WRGET0INIT(0, RGB);
    WRPUTINIT(0, YCC);
    for (i = 0; i < NP; i++)
    {
        WRAGET0I(&rgb, 3);             //  Get 1 pixel (3 bytes)
        RGB2YCC_ONEPIXEL(rgb, &ycc);   //  Convert 1 pixel
        WRAPUTI(ycc, 3);               //  Put 1 pixel
    }
    WRPUTFLUSH();
}
```

The custom instruction used in the for loop is specified as a C function:

```c
SE_FUNC void RGB2YCC_ONEPIXEL(WRA rgb, WRA *ycc)
{
    se_sint<8> r, g, b;
    se_sint<8> y, cb, cr;
    //  Unpack input
    r = rgb;
    g = rgb >> 8;
    b = rgb >> 16;
    //  Compute one pixel
    y = ( 77*r + 150*g +  29*b        ) >> 8;
    cb = (-43*r -  85*g + 128*b + 32768) >> 8;
    cr = (128*r - 107*g -  21*b + 32768) >> 8;
    //  Pack output
    *ycc = (cb, cr, y);
}
```

Running the preceding code in the simulator shows that the loop now takes 4235 cycles, more than a 6x improvement. We have, however, only begun the optimization process. In the Stretch Report file (rgb2ycc_1pixel.xr), we can examine the resources required by the custom instruction. The resource report lists the following information about the custom instruction:

```plaintext
//   Computational Resources
//     Arithmetic bits.................124
//     Logic bits.........................0
```
Notice that we are using less than 10% of the resources available in the ISEF. The next step in the optimization process is to maximize the use of these resources by converting the instruction to process several pixels simultaneously.

### Perform Calculations in Parallel

The RGB2YCC_ONEPIXEL instruction performs the calculations to process one pixel in parallel, but we can do more than one pixel at a time by better utilizing the wide registers. The wide registers are 16 bytes wide, but when processing one pixel at a time only 3 of those bytes are used. We can easily modify the application code to load 15 bytes of data instead of 3 bytes, and thus process pixels five times faster:

```c
void rgb2ycc_isef_widedata(signed char *RGB, signed char *YCC)
{
    int i;
    WRA rgb, ycc;

    WRGET0INIT(0, RGB);
    WRPUTINIT(0, YCC);
    for (i = 0; i < NP/5; i ++)
    {
        WRAGET0I(&rgb, 15); // Get 5 pixels (15 bytes)
        RGB2YCC_FIVEPIXELS(rgb, &ycc); // Convert 5 pixels
        WRAPUTI(ycc, 15); // Put 5 pixels
    }
    WRPUTFLUSH();
}
```

The Extension Instruction that converts five pixels at a time is just the _ONEPIXEL instruction wrapped in a for loop with the input and output packing adjusted as follows:

```c
SE_FUNC void RGB2YCC_FIVEPIXELS(WRA rgb, WRA *ycc)
{
    se_sint<8> r, g, b;
    se_sint<8> y, cb, cr;
    int i;
    *ycc = 0;
    for(i=0; i<5; ++i)
    {
        // Unpack input
```
Color Space Conversion – An Optimization Example
Using High-Performance Memories

```c
r = rgb >> (24*i);
g = rgb >> ((24*i) + 8);
b = rgb >> ((24*i) + 16);
// Compute one pixel
y = ( 77*r + 150*g +  29*b        ) >> 8;
cb = (-43*r -  85*g + 128*b + 32768) >> 8;
cr = (128*r - 107*g -  21*b + 32768) >> 8;
// Pack result into output
*ycc |= ((WR)(cr, cb, y)) << (24*i);
}
```

Running this code shows that the loop now executes in 2903 cycles. The .xr file now lists the following information about the custom instruction:

```c
//   Computational Resources
//     Arithmetic bits................620
//     Logic bits.....................0
//     Mux bits......................0
//     Register bits...............0
//     Pipeline bits..............80
//   AU total......................700 out of 4096
//   Multiply bits...............2240
//   MU total.....................2240 out of 8192
//   Extension registers.........0 out of 4096
```

We are still not using all the computational resources available in the ISEF, but we are now making almost full use of the wide registers. It is possible that we might achieve more optimization, but we have reached the point of diminishing returns. We will therefore settle for five pixels of conversion per cycle.

We do not, however, need to settle for this cycle count. Our previous optimization improved efficiency by a factor of 5, but the cycle count only dropped by a factor of about 1.5. There must be something other than the calculation that is taking up processor cycles.

---

**Using High-Performance Memories**

We profile the code again, this time with instruction-level profiling enabled:

<table>
<thead>
<tr>
<th>Function</th>
<th>%</th>
<th>Time</th>
<th>Total Cycles</th>
<th>Total Instr</th>
<th>Calls</th>
<th>Cycles/Call</th>
<th>I$ Misses</th>
<th>D$ Misses</th>
<th>Loads</th>
<th>Stores</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>ResetH</td>
<td>37.686</td>
<td>20545</td>
<td>4511</td>
<td>1</td>
<td>20545</td>
<td>15</td>
<td>3</td>
<td>3</td>
<td>0</td>
<td>0</td>
<td>rgb2ycc</td>
</tr>
<tr>
<td>main</td>
<td>29.511</td>
<td>16088</td>
<td>14903</td>
<td>1</td>
<td>16088</td>
<td>10</td>
<td>119</td>
<td>3845</td>
<td>0</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>rgb2ycc</td>
<td>5.261</td>
<td>2868</td>
<td>393</td>
<td>1</td>
<td>2868</td>
<td>8</td>
<td>242</td>
<td>122</td>
<td>120</td>
<td>0</td>
<td></td>
</tr>
</tbody>
</table>

We can also run the application on a remote target to measure the performance on the hardware:
4961 cycles, of which 4598 are stalls, 4028 of which are due to the data cache.

We can see in both measurements the progress we have made – the profiler shows that the rgb2ycc function now requires only about 10% of the cycles it initially consumed. We can also see that our efforts to improve the computational efficiency are being thwarted by data cache misses.

The simulator shows that there are 242 data cache (D$) misses in the rgb2ycc function. Its memory model has all data reside in the cached on-chip SRAM by default. When data is read, if it is in the cache it can be accessed without stalls, but each cache miss costs approximately 10 cycles. Of the 2868 cycles required by the function, approximately 242*10 = 2420 cycles are being spent stalled while the cache is loaded with the required data.

When running on a remote target, the default location for data is in the off-chip DDR SDRAM. This memory has both longer and more variable latency than the on-chip SRAM. This increased latency means that the 242 data cache misses are responsible for over 4000 cycles when the application is run on a remote target.

Both measurements show that a large fraction of the cycles used to execute the rgb2ycc function are processor stalls, and that the data cache is responsible for most of those stalls. By moving the input and output arrays into the zero-latency internal data RAM, we can eliminate these data cache misses. Because of our small data set, we can simply declare the arrays to be in the internal RAM. To do this, we add an __attribute__ to the variables. For example,

```c
signed char ycc[3 * NP];
```

Becomes:

```c
signed char ycc[3 * NP] __attribute__((section(".dataram.data")));
```

Normally, much larger data sets are used. For those cases, buffers can still be declared in the data RAM. The S5’s memory-to-memory direct memory access (MMDMA) hardware can be configured move new input data into the high-performance memory and to move the results from it. This data RAM has two ports; one for the processor and one for the MMDMA. The two ports allow for data movement and processing both to proceed without interfering with each other. Stretch provides SBIOS functions that facilitate the movement of data into and out of the dual-port data RAM.

Moving the input and output arrays into the internal data RAM reduces the cycle count to 525 in simulation. On a remote target, we see:

776 cycles, of which 414 are stalls, 0 of which are due to the data cache.
We can also estimate the ideal performance of our application. We are processing 640 pixels, and we process five pixels every three cycles. The total cycles should therefore ideally be close to 640*3/5 = 384 cycles. The extra cycles include some loop overhead and instruction cache misses. Because this overhead is independent of the number of pixels processed, we can check the incremental number of cycles required to process each pixel in a steady-state. Reducing the number of pixels from 640 to 320 reduces the cycle count by 192. Each pixel thus requires 192/320 = 3/5 of a cycle. The performance of our code thus matches our expectations.

**Optimization with Stretch Processors**

In this example, we have reduced the execution time for this color conversion loop by a factor of 50. We gained this improvement by writing custom instructions, extending them to perform calculations in parallel, and using the S5’s high-performance memories. These steps apply in general; they are the major steps involved in accelerating any performance-critical code on the Software Configurable Processor.

Throughout the optimization process, we considered the performance we expected. When we discovered to our surprise that processing the data five pixels at a time was only slightly better than processing it one pixel at a time, further investigation revealed that we could optimize the application further by using the high-performance memory. At the end of the process, we verified the time required to compute additional data indeed matches our expectations. Estimating the expected performance of a loop and checking it against the true performance is useful for identifying additional opportunities for optimization.

Another optimization technique is to consider what factor is limiting the performance. For example, when we processed only one pixel at a time, it was clear that neither ISEF resource availability nor the size of the wide registers was gating the performance. By expanding the load width to nearly the width of the WRs, we were able to accelerate the performance further.

The concepts presented for this example apply broadly; they are the same steps you will follow as you optimize your own C and C++ code. Each problem is different, but this example shows the important parts of the process and can be used as a model for your own optimization work.