1) A “Caesar” cipher is an example of a simple cryptographic substitution operation in which a plaintext message $p$ is converted to a ciphertext message $c$ by applying the following equation to each of the characters in the message: $c = E(p) = p + k$. For simplicity sake we assume a restricted 32-entry alphabet that includes [A-Z], a blank space character, and five punctuation characters [.,?!:]. We can also assume that the ‘+’ operation is modular and that $0 \leq k \leq 31$. [For example, for $k=7$, plaintext message “HELLO” would be converted to ciphertext “OLSSV”.]

(a) Provide a VHDL implementation of the Caesar cipher that operates on a single character at a time. In your writeup provide a description of the implementation. Which VHDL design style did you decide to use and why?

(b) Use Modelsim to simulate the encryption of a message using your Caesar cipher implementation. Provide a screenshot and a description detailing the proper execution of the cipher.

2) In a more general permutation cipher, each entry in the plaintext alphabet is mapped to a unique letter in the ciphertext alphabet, according to a permutation function $\pi$. For example, for $\pi = “WHATSUP…”$, input “ABADCADF” would be encrypted as “WHWTAWTUWT”. Design, describe, and simulate a VHDL implementation of the general permutation cipher, in the same manner as for Problem 1. [There are numerous ways to implement the general permutation, but encoding the permutation function as a constant array of characters is a good way to start. Use the same 32-character alphabet]

3) A one-time pad is another type of substitution cipher, in which the plaintext is encrypted using a large non-repeating key. If the input key is as long as the entire plaintext string, then the cipher can be as simple as a single XOR operation. Design a one-time pad in VHDL that can encrypt 16 bits of plaintext every cycle. For this architecture, have four different input keys, where for cycle $t$ key $k_0$ is used, for cycle $t+1$ key $k_1$ is used, for cycle $t+2$ key $k_2$ is used, and for cycle $t+3$ key $k_3$ is used. Describe and simulate this implementation of the custom one-time pad in the same manner as for Problems 1 and 2. [The actual encryption here is just a simple XOR operation. For
example, if at some time range $t$ to $t+4$ plaintext $p$ was $\{0\text{aaaa}, 0\text{bbbb}, 0\text{cccc}, 0\text{dddd}, 0\text{eeee}, \text{etc.}\}$ and first key $k_0$ was $\{0\text{x0123}, 0\text{x1234}, 0\text{x2345}, 0\text{x3456}, 0\text{x4567}, \text{etc.}\}$, then ciphertext $c$ would be equal to $\{0\text{aaaa XOR } 0\text{x0123}, 0\text{bbbb XOR } k_1(t+1), 0\text{cccc XOR } k_2(t+2), 0\text{dddd XOR } k_3(t+3), 0\text{eeee XOR } 0\text{x4567}\}$.]

4) Take a look at the Advanced Encryption Standard (AES) as specified in FIPS publication number 197 that can be found at the following web address: [http://csrc.nist.gov/publications/fips/fips197/fips-197.pdf](http://csrc.nist.gov/publications/fips/fips197/fips-197.pdf). The goal of this problem is to design and analyze a VHDL implementation of a single round of AES encryption with a 128-bit key (AES-128E). Sections 3 and 5 of FIPS pub 197 are the most relevant for this purpose. Also see attached file `hw4.zip` which contains some VHDL code that you may find useful for this problem. Specifically, you should find the following files:

- `AES_config.vhd` – a VHDL package containing useful datatypes and constants
- `AESround.vhd` – a partial VHDL implementation of a single AES-128E round

(a) Design and test modules for the SubBytes, MixColumns, ShiftRows, and AddRoundKey transformations found in AES-128E. Provide your VHDL code, a description, and sample Modelsim traces.

(b) Integrate these modules into the top-level AES-128E VHDL component (`AESround`). The output partial ciphertext should be connected to a synchronous register. Provide your VHDL code, and show a sample Modelsim trace on one of the testvector inputs provided in Appendix C of the FIPS pub 197 document. [The KeyExpansion part of AES-128E can be tricky to implement, but since you only have to implement a single round you can safely ignore it.]

(c) Synthesize and implement the completed AESround design onto a Xilinx XC2V250 FPGA using ISE with default settings. Provide a chart detailing the area and performance characteristics. What is the critical path of the design? [The longest delay path can be found in the synthesis report, and can then be viewed in the RTL/Technology schematic viewers.]

(d) Modify the design in a systolic fashion, i.e. pipeline the individual transformations. How do the area and performance characteristics change? Based on the new critical path in the design, how would you next optimize one of the transformations in order to increase the maximum clock rate?