TIME-VARIANT CIC-FILTERS FOR SAMPLE RATE CONVERSION WITH ARBITRARY RATIONAL FACTORS

Matthias Henker, Tim Hentschel, Gerhard Fettweis
Dresden University of Technology
Mobile Communications Systems Chair
D-01062 Dresden
Germany
e-mail: henker@ifn.et.tu-dresden.de

ABSTRACT

Sample rate conversion (SRC) with rational factors can be realized by interpolation followed by decimation, where CIC-Filters [1] can be chosen for either. However, the necessary increase of the sample rate that goes with the interpolation is not feasible in most RF-applications. Therefore a time-variant implementation of CIC-filters is presented which circumvents the high intermediate sample rate. This time-variant implementation results in a linear periodically time-variant system (LPTV) which is completely equivalent to its original linear time-invariant system (LTI) consisting of the interpolator and the decimator. Thus well-known methods of system analysis can be used by analysing the LTI system, while implementing the system as an LPTV system, avoiding the high intermediate sample rates of the LTI system. The advantage of CIC-filters not having to store the coefficients of the impulse response but rather the description of the impulse response, enabling an implementation which is independent of the interpolation- and as well as the decimation-factor, is preserved with the LPTV system. In contrast to Lagrange interpolators cancelling only the image components of the interpolated signal, time-variant CIC-filters also cancel the aliasing components, which is important in applications, where anti-aliasing is more important than anti-imaging.

1. INTRODUCTION

In many applications sample-rate conversion has to be performed in an adaptable manner, i.e. the rate change factor has to be adapted to the current application of the device. An example is the sample-rate adaptation in multi-mode mobile communications receivers, where depending on the current standard of operation different symbol rates are required while the analog-to-digital converter (ADC) samples the input signal at a fixed rate. In such receivers the application of Sigma-Delta modulators (ΣΔ-M) as ADC has advantages compared to classical memoryless ADCs [2]. Therefore Sigma-Delta modulated signals will serve as input signals to the investigated sample rate converters.

To get a software adaptable sample rate converter based on a fixed hardware conventional polyphase structures with the number of branches depending on the rate change factor cannot be used. Hence a one-branch-structure has to be used, which is given in fig. 1.

Especially in RF-applications, where the signals are sampled at very high rates, increasing the input sample rate due to interpolation (see fig. 1) is not feasible. In the following we show that in connection with CIC-filters this can be avoided.

2. CIC-FILTERS FOR INTERPOLATION AND DECIMATION

CIC-filters are linear phase FIR-filters which have been thoroughly discussed in [1]. For completeness their structure is given in fig. 2. The CIC-filter realizes a moving average calculation of the order N. The frequency response of the filter is

\[ H(f) = \left( \frac{\sin(\pi RF)}{\sin(\pi f)} \right)^N e^{-j\pi R - j\pi f} \]  

with \( 0 \leq F = f T < 1 \) and \( R = KL \) or \( KM \), \( K \in \{1, 2\} \)

Hence it suppresses aliasing or imaging errors, respectively. Because of its simplicity it is often used for oversampled narrowband signals.

3. MODIFIED CIC-FILTERS

A cascade of interpolator and decimator requires an intermediate clock rate which is higher than input sample rate. Since only the integrator section is operating at this high intermediate sampling rate it should be merged with the up- and down-sampler to a time-variant unit which is clocked only at input sampling rate \( f_s \). Two facts are used: on the one hand up-sampling means just filling in \( L - 1 \) zero pads between each pair of input samples and on the other hand down-sampling means picking up every \( Mth \) value of the signal at the output of the filter. While calculating only the necessary intermediate steps, up-sampling can be done virtually.

With up-sampling \( L \uparrow \) we will get \( x^\uparrow(kL + \varrho) \) as input signal to the integrator section.

\[ x^\uparrow(kL + \varrho) = \begin{cases} x^\uparrow(k) & \text{for } \varrho = 0 \\ 0 & \text{for } \varrho = 1, 2, \ldots, L - 1 \end{cases} \]  

0-7803-5682-9/99/$10.00 ©1999 IEEE.
Fig. 1: Direct digital approach for a sample rate converter with arbitrary rational factors as a cascade of interpolator and decimator.

\[
\begin{align*}
\text{Interpolator} & : L^\dagger \quad y(n) = \frac{1}{L} x(n) \\
\text{Decimator} & : M^\dagger \quad y(m) = L x(n)
\end{align*}
\]

Fig. 2: CIC-filter as interpolator (left) and decimator (right) – with \( L = \frac{1}{\Delta z} \) and \( D_K = 1 - z^{-K} \)

Calculating the state-space form we get the state equation (clock rate \( f_{\text{in}} \) and \( 0 \leq \Delta \leq L - 1 \)) as

\[
\begin{bmatrix}
\begin{array}{c}
\tilde{z}_1(kL + 1 + \Delta) \\
\tilde{z}_2(kL + 1 + \Delta) \\
\vdots \\
\tilde{z}_N(kL + 1 + \Delta)
\end{array}
\end{bmatrix}
= \begin{bmatrix}
1 & 0 & \cdots & 0^r+1 \\
1 & 1 & \cdots & 0 \\
\vdots & \vdots & \ddots & \vdots \\
1 & 1 & \cdots & 1
\end{bmatrix}
\begin{bmatrix}
\tilde{z}_1(kL) \\
\tilde{z}_2(kL) \\
\vdots \\
\tilde{z}_N(kL)
\end{bmatrix}
+ \begin{bmatrix}
1 & 0 & \cdots & 0^r \\
1 & 1 & \cdots & 0 \\
\vdots & \vdots & \ddots & \vdots \\
1 & 1 & \cdots & 1
\end{bmatrix}
\begin{bmatrix}
\tilde{x}^*(kL) \\
\tilde{x}^*(kL) \\
\vdots \\
\tilde{x}^*(kL)
\end{bmatrix}
\tag{3}
\]

and the output map as

\[
y^*(kL + \Delta) = y^*(k + \frac{\Delta}{L}) = z_0(kL + 1 + \Delta) \tag{4}
\]

Since we are merely interested in the output samples \( y(m) = y(k + \frac{m}{L}) \), Eqs. (3, 4) can be transferred to clock rate \( f_{\text{out}} \), and get thus a much simpler form

\[
\begin{bmatrix}
\begin{array}{c}
\tilde{z}_1(k + 1) \\
\tilde{z}_2(k + 1) \\
\vdots \\
\tilde{z}_N(k + 1)
\end{array}
\end{bmatrix}
= \begin{bmatrix}
L_{1,1} & L_{1,2} & \cdots & L_{1,N} \\
L_{2,1} & L_{2,2} & \cdots & L_{2,N} \\
\vdots & \vdots & \ddots & \vdots \\
L_{N,1} & L_{N,2} & \cdots & L_{N,N}
\end{bmatrix}
\begin{bmatrix}
\tilde{z}_1(k) + x^*(k) \\
\tilde{z}_2(k) \\
\vdots \\
\tilde{z}_N(k)
\end{bmatrix}
\tag{5}
\]

\[
y^*(m) = (\phi_{N-1}(m) \quad \phi_{N-2}(m) \cdots \quad 0) \begin{bmatrix}
\tilde{z}_1(k) + x^*(k) \\
\tilde{z}_2(k) \\
\vdots \\
\tilde{z}_N(k)
\end{bmatrix}
\tag{6}
\]

with

\[
\begin{align*}
L_{i,j} &= \begin{cases}
\left(\frac{N-1}{L} \Delta + i - j - 1\right) & \text{for } i > j \\
\left(\frac{N-1}{L} \Delta + i - j - 1\right) & \text{for } i = j \\
0 & \text{for } i < j
\end{cases} \\
\phi_{j}(m) &= \sum_{n=1}^{L} \phi_{j}(m) + h
\tag{7}
\end{align*}
\]

The coefficients \( L_{i,j} \) have to be calculated only once just before setting up the sample rate converter. Meanwhile the coefficients \( \phi_{j}(m) \) are time-varying and have to be calculated for every output sample \( y(m) \) at run-time. So for simplifying \( \phi_{j}(m) \) the eq. (5-8) are already including a similarity transformation. Eq. (5,6) suggest a structure for the SRC which can be seen in fig. 3.

While interpreting the state-space equations we realize that the first stage of the modified integrator section is a simple integrator which is clocked at the same rate as the interpolator comb section. That means for \( N_f \geq 1 \) we can cancel the first integrator stage together with the last comb stage of the interpolator and therefore decrease the number of operations. While choosing \( N_f = 1 \) and using a 1-bit \( \Sigma-A-M \) as ADC we preserve the advantage of a 1-bit input signal and can replace the multipliers \( L_{i,j} \) by simple switchable registers.

It must be stressed that a CIC filter is not completely equivalent to a moving average FIR filter because having a feedback structure the integrator stages have poles in \( z = 1 \) \( (\Omega = 0) \) which are compensated by zeros of the same order of the comb stages. This results a possibly unlimited increasing of the accumulated values and therefore in register overflow but is of no consequence if the following two conditions are met. 1) The filter has to be implemented with two’s complement arithmetic or an other “wrap around logic”, and 2) the range of number systems is greater or equal the expected maximum magnitude at the output \( y(m) \) of the filter [1]. All registers have to be implemented with the same word length \( w_{\text{out}} \) while rounding and truncation in the lower significant bits is still possible. The necessary word length can be calculated to

\[
w_{\text{out}} \geq \left[ (N_f - 1) \log_2(L) + N_D \log_2(KM) + \log_2((N_f + N_f - 1)!) \right] + w_{\text{in}} \tag{9}
\]

The only remaining problem is how to evaluate the correct clock for generating a new output sample \( y(m) \) and the correct value of \( q(m) \). For controlling of both prob-
lems we can take a simple variable accumulator which is overflowing at \( M \) and headed with \( L (L < M) \) at the clock rate \( f_{in} \) as DDS. An overflow indicates that a new output sample has to be generated and the remainder \( \phi(m) \) in accumulator gives the needed \( g(m) = L - 1 - \phi(m) \). Obviously, the accumulator generates a jitted clock with a mean frequency \( f_{out} = \frac{L}{M} f_{in} \) and causes the calculation of output samples. This jitter can be eliminated by means of buffering the output samples in a register.

The DDS output signal \( \phi(m) \) which are the remainders after overflow will also be used for generating the coefficients \( \phi(m) \) and a resulting structure can be seen in fig. 4.

4. MULTIPLIER-FREE STRUCTURES

For input signals comprising only the values \{-1,0,1\} the multipliers can be replaced by switchable registers. The output signal of a 1-bit Sigma-Delta modulator is such an input signal. Hence under certain circumstances the sampling rate converter with modified CIC filters can be simplified to a multiplier free structure. This is possible when choosing \( N_l = N_d = 1 \) (first order rejection of aliasing and imaging errors). The resulting SRC is given in fig. 5.

For the register growth we get

\[ w_l = 2 \quad \text{(1-bit SDM + sign) - ternary code} \]
\[ w_{out} = \lfloor \log_2(KM) \rfloor + 1 \quad \text{(10)} \]

5. RESULTS

Simulation results with an \( \Sigma\Delta-M \) as input signal source are shown in fig. 6. It can clearly be seen that the \( \Sigma\Delta-M \) noise shaping curve is not destroyed by the sample rate conversion process, in accordance to (3), where ordinary CIC-decimators are used for decimation of \( \Sigma\Delta \) modulated signals. Independently from the choice of \( L \) and \( M \) it is possible to put zeros of the order \( N_l \) or \( N_d \) at the center of the imaging or potential aliasing bands, respectively. Hence no signal distortion will occur for \( \Omega = 0 \) and only a slowly increasing aliasing distortion for \( \Omega > 0 \) will happen. But on the other hand the quantization noise will always hide this aliasing distortion under the condition of a particular order \( N_d \) which is greater or equal the order of the \( \Sigma\Delta-M \) [3]. That also means that the use of a \( \Sigma\Delta-M \) with an order greater than \( N_d \) is without any advantages because the level of aliasing distortion will be greater than the power of the quantization noise of the \( \Sigma\Delta-M \).
6. CONCLUSIONS

By realizing anti-alias and anti-image filtering, which is necessary in sample rate adaptation applications, as LPTV-systems, an intermediate clock rate being higher than the input sample rate can be avoided. In contrast to Lagrange interpolators time-variant CIC-filters realize not only anti-image filtering but also anti-alias filtering if required. Both, anti-alias and anti-image filtering, are principally realized in separate sections, enabling an arbitrarily independent choice of the order of the anti-alias filter and the anti-image filter, respectively. Still, both sections are finally implemented in a combined manner. The resulting hardware represents a sample rate converter whose conversion factor can be chosen freely within boundaries imposed by the maximum word length of the registers.

7. REFERENCES

