Sample Solutions

CprE 281: Digital Logic
Midterm 1: Monday Sep 29, 2014

Student Name: ___________________________ Student ID Number: ___________________________

Lab Section: Mon 9-12(N) Mon 12-3(P) Mon 5-8(R) Tue 2-5(M) Wed 8-11(J)
(circle one) Thur 2-5(L) Thur 5-8(K) Fri 11-2(G) Fri 5-8(T)

1. True/False Questions (10 x 1p each = 10p)

(a) Chewbacca is an Ewok
    TRUE / FALSE

(b) A four input AND gate requires 8 CMOS transistors.
    TRUE / FALSE

(c) A two input NOT gate requires 2 CMOS transistors.
    TRUE / FALSE

(d) A 4-to-1 multiplexer has only four inputs and one output.
    TRUE / FALSE

(e) OR followed by NOT is equivalent to XNOR.
    TRUE / FALSE

(f) \[ a \oplus c = \overline{a} \cdot c + a \cdot \overline{c} \]
    TRUE / FALSE

(g) It is possible to build a NOT gate with a XNOR gate.
    TRUE / FALSE

(h) It is possible to build a NOT gate with a 2-to-1 multiplexer.
    TRUE / FALSE

(i) \((a + b + c) \cdot (a + \overline{b} + c + d) = (a + b + c)\)
    TRUE / FALSE

(j) I forgot to write down my name and student ID number.
    TRUE / FALSE

2. Boolean Expressions (5 x 1p each = 5p)

Write the value (0 or 1) for each Boolean expression, given the initial conditions.

\[ A = 1, \quad B = 0, \quad C = 1, \quad D = 0 \]

(a) \((AC + DC)\) \hspace{2cm} 1
(b) \((AB + CD)(D + BC)\) \hspace{2cm} 0
(c) \((CC + AA + AB)(AC + BA + BA)\) \hspace{2cm} 1
(d) \((AB + CA)(BC + AC)\) \hspace{2cm} 1
(e) \((A + B + 1)(ABC)\) \hspace{2cm} 0
3. Truth Tables

Use a truth table to check if the following Boolean expressions are equivalent.

(a) \[(x + y) \cdot (\overline{y} \cdot \overline{z}) = (y \land \overline{z}) \cdot (x + \overline{x} \cdot \overline{y})\]

<table>
<thead>
<tr>
<th>X</th>
<th>Y</th>
<th>Z</th>
<th>\overline{Y} \cdot \overline{Z}</th>
<th>X + Y</th>
<th>LHS</th>
<th>\overline{X}</th>
<th>Y \land \overline{Z}</th>
<th>X + \overline{X} \cdot \overline{Y}</th>
<th>RHS</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

They are equal.

(b) \[x \cdot y \cdot z + (x \land \overline{y}) = x \cdot (y \land \overline{z}) + \overline{x} \cdot \overline{y}\]

<table>
<thead>
<tr>
<th>X</th>
<th>Y</th>
<th>Z</th>
<th>X \cdot Y \cdot Z</th>
<th>X \land \overline{Y}</th>
<th>LHS</th>
<th>\overline{X} \cdot \overline{Y}</th>
<th>X \cdot (\overline{Y} \cdot \overline{Z})</th>
<th>\overline{X} \cdot \overline{Y}</th>
<th>RHS</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

They are equal.
4. Number Conversions (4 x 5p each = 20p)

(a) Convert \(132_8\) to decimal

\[
1 \times 8^2 + 3 \times 8^1 + 2 \times 8^0 = 1 \times 64 + 3 \times 8 + 2 \times 1
\]
\[
= 64 + 24 + 2
\]
\[
= 90_{10}
\]

(b) Convert \(432_{10}\) to binary

\[
\begin{align*}
432 / 2 &= 216 & 0 \\
216 / 2 &= 108 & 0 \\
108 / 2 &= 54 & 0 \\
54 / 2 &= 27 & 0 \\
27 / 2 &= 13 & 1 \\
13 / 2 &= 6 & 1 \\
6 / 2 &= 3 & 0 \\
3 / 2 &= 1 & 1 \\
1 / 2 &= 0 & 1
\end{align*}
\]

\[11011000_2 = 432_{10}\]

(c) Convert \(427_{10}\) to binary:

\[
4 \times 7^1 + 2 \times 7^0 = 28 + 2 = 30_{10}
\]

\[
\begin{align*}
30 / 2 &= 15 & 0 \\
15 / 2 &= 7 & 1 \\
7 / 2 &= 3 & 1 \\
3 / 2 &= 1 & 1 \\
1 / 2 &= 0 & 1
\end{align*}
\]

\[111102_2 = 427_{10}\]

(d) Convert \(ACE_{16}\) to octal

\[
101011001110
\]

\[
5 3 1 6
\]

\[
5316_8 = ACE_{16}
\]
5. From Logic Circuit to Verilog Code (10p)

Write a Verilog module for the following logic circuit.

```
module GFH (A, B, C, D, G, F, H);
    input A, B, C, D;
    output G, F, H;
    assign G = (A & B) | (C & D);
    assign H = (A | ~B) & (~C | D);
    assign F = G | H;
endmodule
```
6. Circuit to Circuit Conversion (3 x 5p = 15p)

(a) Draw the truth table for the function implemented by the following circuit:

\[ f = \overline{a} \cdot \overline{b} + \overline{a} \cdot \overline{c} + a \cdot b \]

| a | b | c | \overline{a} | \overline{b} | \overline{a} \cdot \overline{b} | \overline{a} \cdot c | ab | f
|---|---|---|-----------|-----------|-----------------|--------|---|---
| 0 | 0 | 0 | 1         | 1         | 1               | 0      | 0 | 1
| 0 | 0 | 1 | 1         | 1         | 1               | 1      | 1 | 1
| 0 | 1 | 0 | 1         | 0         | 0               | 0      | 0 | 1
| 0 | 1 | 1 | 1         | 1         | 0               | 0      | 1 | 1
| 1 | 0 | 0 | 0         | 1         | 0               | 0      | 0 | 1
| 1 | 0 | 1 | 1         | 1         | 1               | 1      | 1 | 1
| 1 | 1 | 0 | 0         | 0         | 0               | 0      | 0 | 1
| 1 | 1 | 1 | 0         | 0         | 0               | 0      | 1 | 1

(b) Use a K-map to derive the minimum-cost Product-of-Sums (POS) expression for \( f \).

\[ f = (a + \overline{b} + c) \cdot (\overline{a} + b) \]

(c) Draw the circuit for the minimum POS expression. Label all inputs and outputs.
7. Derive the minimum POS expression using a K-map (10p + 5p = 15p)

(a) Use a K-map to derive the minimum-cost POS expression for the following function
\[ f = \Sigma m(0, 5, 12, 13) + D(2, 7, 8, 10, 15) \]

\[ f = \overline{c} \ (b + \overline{d}) \ (a + \overline{b} + d) \]

(b) Draw the circuit diagram for the minimum expression.
8. NAND/NOR Logic ($5p + 5p = 10p$)
(a) Redraw the following logic circuit using only NOR gates.

(b) Redraw the following logic circuit using only NAND gates.
9. Joint Optimization (3 x 5p = 15p)
The outputs f and g of a two-output circuit are specified with the following expressions:

\[ f(a, b, c, d) = \Sigma m(1, 4, 5, 7, 12, 13) + D(2, 10, 15) \]
\[ g(a, b, c, d) = \Sigma m(1, 4, 6, 14, 15) + D(7, 12) \]

a) Draw the K-map for f and the K-map for g.

b) Derive the jointly optimized SOP expressions for f and g such that the two expressions share two implicants. Note that these are not necessarily prime implicants.

\[ f = \overline{a} \overline{b} \overline{c} d + b cd + \overline{c} \]
\[ g = \overline{a} \overline{b} \overline{c} d + b cd + b \overline{d} \]

The first two implicants are shared.

c) Draw the diagram for the jointly optimized circuit. Indicate which logic gates are shared by drawing arrows that point to them. Label all inputs and outputs.
10. Old Manuscript (4 x 5p = 20p)
You stumble across an old manuscript containing the following page, but some ink stains are obscuring part of the content. Deduce the function \( F(A, B, C) \) and write: 1) the complete K-map; 2) the complete truth table; 3) the minimized POS expression; and 4) the minimized SOP circuit diagram. Explain your reasoning. Use the extra space on the next page if needed.

\[
\begin{array}{ccc|c}
A & B & C & F \\
0 & 0 & 0 & 0 \\
0 & 0 & 1 & 1 \\
0 & 1 & 0 & 0 \\
0 & 1 & 1 & 0 \\
1 & 0 & 0 & 0 \\
1 & 0 & 1 & 0 \\
1 & 1 & 0 & 0 \\
1 & 1 & 1 & 0 \\
\end{array}
\]

\[
F(A, B, C) = (A + B + C).
\]

(2) Minimized POS Expression

\[
F(A, B, C) = (A + B + C)(\overline{A} + B)(\overline{A} + \overline{C})
\]

(3) Minimized SOP Expression

\[
F(A, B, C) = \overline{A}BC + \overline{A}B + \overline{A}C
\]

(Representations of function \( F(A, B, C) \))

Hint 1: There is only one unique solution to this problem.
Hint 2: You may find it helpful to draw the K-map first and populate it with the information that you are given and then try to infer the rest of its entries. Use the fact that you are given part of the minimized POS expression and part of the minimized SOP circuit.

Because we are given the minimized POS expression we know that maxterm \( M_2 = (A + B + C) \) could not be combined with other maxterms to get a simpler expression. Thus, all adjacent cells to \( M_2 \) in the K-map cannot be 0; otherwise \( M_2 \) would not be by itself in the minimized expression. By similar logic, minterm \( m_8 = ABC \) appears by itself in the minimized SOP circuit. Therefore, it cannot be surrounded by other 1's. Thus the neighbors of \( m_8 \) in the K-map must be 0's.
2. A | B | C | F
   0 0 0 | 1
   0 0 1 | 1
   0 1 0 | 1
   0 1 1 | 1
   1 0 0 | 0
   1 0 1 | 0
   1 1 0 | 1
   1 1 1 | 0

3. \[ F(A, B, C) = (A + B + C)(\overline{A} + B)(\overline{A} + \overline{C}) \]

4. [Diagram of logic circuit with gates and connections]

<table>
<thead>
<tr>
<th>Question</th>
<th>Max</th>
<th>Score</th>
</tr>
</thead>
<tbody>
<tr>
<td>1. True/False</td>
<td>10</td>
<td></td>
</tr>
<tr>
<td>2. Boolean Expressions</td>
<td>5</td>
<td></td>
</tr>
<tr>
<td>3. Truth Tables</td>
<td>10</td>
<td></td>
</tr>
<tr>
<td>4. Number Conversions</td>
<td>20</td>
<td></td>
</tr>
<tr>
<td>5. Verilog Module</td>
<td>10</td>
<td></td>
</tr>
<tr>
<td>6. Circuit to Circuit</td>
<td>15</td>
<td></td>
</tr>
<tr>
<td>7. POS with K-Map</td>
<td>15</td>
<td></td>
</tr>
<tr>
<td>8. NAND/NOR Logic</td>
<td>10</td>
<td></td>
</tr>
<tr>
<td>9. Joint Optimization</td>
<td>15</td>
<td></td>
</tr>
<tr>
<td>10. Old Manuscript</td>
<td>20</td>
<td></td>
</tr>
<tr>
<td>TOTAL:</td>
<td>130</td>
<td></td>
</tr>
</tbody>
</table>